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ABSTRACT 
In the last years environmental issues and constant increase of fuel and energy cost have been 
incentivizing the development of low emission and high efficiency systems, either in traction 
field or in distributed generation systems from renewable energy sources. 
In the automotive industry, alternative solutions to the standard internal combustion engine 
(ICE) adopted in the conventional vehicles have been developed, i.e. fuel cell electric vehicles 
(FCEVs), hybrid electric vehicles (HEVs), plug-in hybrid electric vehicles (PHEV) or pure 
electric vehicles (EVs), also referred as battery powered electric vehicles (BEV).  
Both academic and industry researchers all over the world are still facing several technical 
development areas concerning HEV components, system topologies, power converters and 
control strategies. Efficiency, lifetime, stability and volume issues have moved the attention 
on a number of bidirectional conversion solutions, both for the energy transfer to/from the 
storage element and to/from the electric machine side. 
Moreover, along with the fast growing interest in EVs and PHEVs, wireless charging, as a 
new way of charging batteries, has drawn the attention of researchers, car manufacturers, and 
customers recently. Compared to conductive power transfer (usually plug-in), wireless power 
transfer (WPT) is more convenient, weather proof, and electric shock protected. However, 
there is still more research work needs to be done to optimize efficiency, cost, increase 
misalignment tolerance, and reduce size of the WPT chargers. 
The proposed dissertation describes the work from 2012 to 2014, during the PhD course at 
the Electric Drives Laboratory of the University of Udine and during my six months visiting 
scholarship at the University of Michigan in Dearborn. The topics studied are related to power 
conversion and digital control of converters and drives suitable for hybrid/electric traction, 
generation from renewable energy sources and wireless charging applications. From the 
theoretical point of view, multilevel and multiphase DC/AC and DC/DC converters are 
discussed here, focusing on design issues, optimization (especially from the efficiency point-
of-view) and advantages. Some novel modulation algorithms for the neutral-point clamped 
three-level inverter are presented here as well as a new multiphase proposal for a three-level 
buck converter. In addition, a new active torque damping technique in order to reduce torque 
oscillations in internal combustion engines is proposed here.  
Mainly, two practical implementations are considered in this dissertation, i.e. an original two-
stage bi-directional converter for mild hybrid traction and a wireless charger for electric 
vehicles fast charge. 
"Digital Control of Power Converter and Drives for Hybrid Traction and Wireless 
Charging" ALESSANDRO PEVERE, April 2015 
 
vi 
W
o
rd
 T
em
p
la
te
 b
y 
F
ri
ed
m
an
 &
 M
o
rg
an
 2
0
1
4
 
 
     vii 
W
o
rd
 T
em
p
la
te
 b
y 
F
ri
ed
m
an
 &
 M
o
rg
an
 2
0
1
4
 
TABLE OF CONTENTS 
1 INTRODUCTION ........................................................................................................ 1 
1.1 BACKGROUND ..................................................................................................................... 1 
1.1 CONTRIBUTION OF THIS WORK ............................................................................................ 4 
1.2 OUTLINE OF THE THESIS ...................................................................................................... 4 
1.3 LIST OF PUBLICATIONS ........................................................................................................ 5 
2 THREE-LEVEL NPC INVERTER ........................................................................... 6 
2.1 INTRODUCTION ................................................................................................................... 6 
2.2 MULTILEVEL CONVERTER HISTORY .................................................................................... 6 
2.3 MULTILEVEL STRUCTURES ................................................................................................. 7 
2.3.1 Cascaded multi-cells .................................................................................................................. 7 
2.3.2 Flying capacitor ........................................................................................................................ 9 
2.3.3 Neutral-point clamped ............................................................................................................. 10 
2.4 NPC CONTROL STRATEGIES .............................................................................................. 12 
2.4.1 Space vector modulations (SVM) ............................................................................................. 12 
2.4.2 Neutral-point balancing in SVM .............................................................................................. 16 
2.4.3 Carrier-based modulations (CBM) .......................................................................................... 17 
2.4.4 Optimal NP balancing regulator ............................................................................................. 28 
2.4.5 Comparison between CBM and SVM ...................................................................................... 31 
2.5 ANALYTICAL APPROACH FOR POWER DEVICE LOSS ESTIMATION ..................................... 37 
2.5.1 Conduction Losses ................................................................................................................... 37 
2.5.2 Switching Losses ...................................................................................................................... 41 
2.5.3 Simulations .............................................................................................................................. 45 
2.6 PROPOSED MODULATION TECHNIQUES ............................................................................. 49 
2.6.1 Discontinuous-hybrid modulation (DHPWM) ......................................................................... 49 
2.6.2 Interleaved modulation ............................................................................................................ 65 
2.7 DEAD-TIME ACCURATE MODEL AND COMPENSATION ...................................................... 79 
2.7.1 Introduction ............................................................................................................................. 79 
2.7.2 Accurate modelling of inverter distortion ................................................................................ 79 
2.7.3 Model simplification and simulation results ............................................................................ 88 
3 NON-ISOLATED DC/DC CONVERTERS ............................................................ 89 
3.1 INTRODUCTION ................................................................................................................. 89 
3.2 BI-DIRECTIONAL DC/DC CONVERTER .............................................................................. 89 
3.2.1 Introduction ............................................................................................................................. 89 
3.2.2 Topology .................................................................................................................................. 90 
3.2.3 Operating modes ...................................................................................................................... 90 
3.2.4 Unified state-space averaging model....................................................................................... 92 
3.3 THREE-LEVEL BUCK CONVERTER ..................................................................................... 95 
 viii 
W
o
rd
 T
em
p
la
te
 b
y 
F
ri
ed
m
an
 &
 M
o
rg
an
 2
0
1
4
 
3.3.1 Operating principle .................................................................................................................. 96 
3.3.2 Neutral-point voltage regulation .............................................................................................. 98 
3.4 INTERLEAVED ZERO CURRENT TRANSITION 3L BUCK CONVERTER ................................. 103 
3.4.1 Implementation in PLECS ...................................................................................................... 104 
3.5 PROPOSED MULTIPHASE 3L BUCK CONVERTER ............................................................... 106 
3.5.1 Switching modes ..................................................................................................................... 107 
3.5.2 Simulation analysis ................................................................................................................ 111 
4 BI-DIRECTIONAL CONVERTER FOR HYBRID TRACTION ...................... 116 
4.1 INTRODUCTION ................................................................................................................ 116 
4.2 SYSTEM OVERVIEW ......................................................................................................... 118 
4.2.1 Four-phase interleaved half-bridge converter ....................................................................... 118 
4.2.2 Three-phase active NPC inverter ........................................................................................... 119 
4.2.3 Electric machine ..................................................................................................................... 119 
4.2.4 Design choices ....................................................................................................................... 122 
4.3 CONTROL METHOD .......................................................................................................... 125 
4.4 SIMULATION RESULTS ..................................................................................................... 126 
4.4.1 Dc-link pre-charge at ICE start-up ........................................................................................ 126 
4.4.2 Dc-link charge through SPM braking .................................................................................... 127 
4.4.3 Battery Charging (i.e. Control of Battery Voltage) ................................................................ 128 
4.4.4 Charge of dc Bus from Battery ............................................................................................... 129 
4.4.5 Generator Mode of SPM Machine ......................................................................................... 130 
4.4.6 Full Start-up of Diesel Engine from Battery Source .............................................................. 131 
4.5 DRIVE PROTOTYPE ........................................................................................................... 132 
4.6 EXPERIMENTAL RESULTS ................................................................................................ 134 
4.7 INTERNAL COMBUSTION ENGINE MODEL ......................................................................... 140 
4.7.1 Trigonometric analysis ........................................................................................................... 140 
4.7.2 Dynamic analysis ................................................................................................................... 142 
4.7.3 Model implementation in simulation ...................................................................................... 143 
4.8 TORQUE DAMPING TECHNIQUES ...................................................................................... 147 
4.8.1 Conventional techniques ........................................................................................................ 148 
4.8.2 Proposed resonant control approach ..................................................................................... 149 
4.8.3 Simulation results ................................................................................................................... 152 
5 DESIGN AND CONTROL OF A WIRELESS CHARGER FOR ELECTRIC 
VEHICLES .................................................................................................................. 157 
5.1 INTRODUCTION ................................................................................................................ 157 
5.2 PROPOSED SYSTEM DESIGN ............................................................................................. 159 
5.3 POWER CONTROL METHODS ............................................................................................ 159 
5.3.1 Review .................................................................................................................................... 159 
5.3.2 Proposed approach ................................................................................................................ 160 
5.4 COMPENSATION TOPOLOGY ............................................................................................ 167 
     ix 
W
o
rd
 T
em
p
la
te
 b
y 
F
ri
ed
m
an
 &
 M
o
rg
an
 2
0
1
4
 
5.5 SIMULATION RESULTS ..................................................................................................... 171 
5.6 PROTOTYPE AND EXPERIMENTAL TEST BENCH ............................................................... 172 
5.6.1 DC/DC converter ................................................................................................................... 172 
5.6.2 Full-bridge resonant inverter ................................................................................................ 173 
5.6.3 Coil structure parameters ...................................................................................................... 173 
5.6.4 Experimental test-bench ........................................................................................................ 174 
5.7 EXPERIMENTAL RESULTS ................................................................................................ 175 
6 CONCLUSIONS ...................................................................................................... 179 
7 APPENDIX ............................................................................................................... 181 
APPENDIX 1 ........................................................................................................................ 181 
APPENDIX 2 ........................................................................................................................... 187 
REFERENCES ............................................................................................................ 191 
 
  
 x 
W
o
rd
 T
em
p
la
te
 b
y 
F
ri
ed
m
an
 &
 M
o
rg
an
 2
0
1
4
 
LIST OF TABLES 
TAB. 2.1 CONVERSION SPACE VECTORS SWITCHES ...................................................................................... 12 
TAB. 2.2 SEQUENCES OF VECTOR S IN THE FIRST SEXTANT FOR 5-SEGMENT NTV .................................. 15 
TAB. 2.3 SWITCHING LOSSES COMPARISON .................................................................................................. 33 
TAB. 2.4 VOLTAGE AND CURRENT WTHD COMPARISON ........................................................................... 34 
TAB. 2.5 INTEGRALS FOR PURE SPWM ....................................................................................................... 39 
TAB. 2.6 SWITCHING INTEGRALS FOR PURE SPWM ................................................................................... 43 
TAB. 2.7 SWITCHING INTEGRALS FOR PURE HPWM .................................................................................. 44 
TAB. 8.1 INTEGRALS FOR HPWM ............................................................................................................. 181 
TAB. 8.2 SYSTEM PARAMETERS IN [APEC2013] ..................................................................................... 187 
TAB. 8.3 PARAMETERS OF THE NPC INVERTER, LOAD AND SPM MOTOR. ............................................ 187 
TAB. 8.4 PARAMETERS OF THE TWO-PHASE THREE-LEVEL BUCK CONVERTER. ................................... 188 
TAB. 8.5 PARAMETERS OF THE WIRELESS CHARGER. ............................................................................... 188 
TAB. 8.6 INTERLEAVED HALF-BRIDGE PARAMETERS FOR EACH PHASE. ................................................. 188 
TAB. 8.7 ACTIVE NPC INVERTER PARAMETERS. ...................................................................................... 188 
TAB. 8.8 ELECTRIC MACHINE PARAMETERS. ............................................................................................. 189 
TAB. 8.9 SWITCH DEVICE PARAMETERS AT 𝟏𝟎𝟎°𝑪. ................................................................................ 189 
TAB. 8.10 ICE MODEL NOTATIONS LIST. ................................................................................................... 189 
  
     xi 
W
o
rd
 T
em
p
la
te
 b
y 
F
ri
ed
m
an
 &
 M
o
rg
an
 2
0
1
4
 
LIST OF FIGURES 
FIG. 1.1: LAST 12-YEARS AVERAGE RETAIL PRICE CHART IN ITALY (SOURCE: WWW.ECONOMYONLINE.IT). .................. 1 
FIG. 1.2: 2012 EUROPEAN COUNTRIES C02 EMISSIONS DISTRIBUTION (SOURCE: EUROSTAT). ...................................... 2 
FIG. 1.3: TRANSITION FROM ICE TO EV CHART. ........................................................................................................................ 3 
FIG. 2.1: SINGLE-PHASE EXAMPLE OF A MULTILEVEL CASCADED INVERTER WITH 𝒎-LEVELS. .......................................... 8 
FIG. 2.2: SINGLE-PHASE EXAMPLE OF A FLYING CAPACITOR INVERTER WITH 𝟒-LEVELS. .................................................... 9 
FIG. 2.3: THREE-PHASE THREE-LEVEL NPC INVERTER. ........................................................................................................ 11 
FIG. 2.4: SPACE VECTOR DIAGRAM FOR A THREE-LEVEL INVERTER. .................................................................................... 13 
FIG. 2.5: EFFECTS OF THE DIFFERENT VECTOR TYPES ON THE NP. ...................................................................................... 14 
FIG. 2.6: VECTORS PLACEMENT FOR SVM IN THE FIRST SEXTANT. ...................................................................................... 16 
FIG. 2.7: REDUNDANT SELECTION SCHEME FOR THE NTV SV-PWM. ................................................................................ 16 
FIG. 2.8: CALCULATION OF PARAMETER 𝜶 IN SYMMETRIC MODULATION. .............................................................................. 17 
FIG. 2.9: MODULATION SIGNALS FOR SPWM. ......................................................................................................................... 19 
FIG. 2.10: NP CURRENT AVERAGE VALUE WITHIN A FUNDAMENTAL PERIOD FOR SPWM WITH 𝛂𝐯𝐢 = 𝟓𝟎°. ........... 21 
FIG. 2.11 NP AVERAGE CURRENT WAVEFORM WITHIN A FUNDAMENTAL PERIOD FOR SPWM AT DIFFERENT VALUES 
OF 𝛂𝐯𝐢. ........................................................................................................................................................................... 22 
FIG. 2.12: NP CURRENT RIPPLE FOR SPWM AS A FUNCTION OF LOAD PHASE ANGLE 𝛂𝐯𝐢. ............................................ 22 
FIG. 2.13: MODULATION SIGNALS FOR DSPWM. ................................................................................................................... 24 
FIG. 2.14: NP AVERAGE CURRENT WAVEFORM WITHIN A FUNDAMENTAL PERIOD FOR DSPWM AT DIFFERENT 
VALUES OF 𝜶𝒗𝒊. ............................................................................................................................................................ 25 
FIG. 2.15: MODULATION SIGNALS FOR HPWM WITH 𝐃 = 𝟎, 𝟓. ........................................................................................ 26 
FIG. 2.16: NP CURRENT AVERAGE VALUE WITHIN A FUNDAMENTAL PERIOD FOR HPWM WITH 𝐃 = 𝟎, 𝟓 
AND.𝛂𝐯𝐢 = 𝟓𝟎°. .......................................................................................................................................................... 27 
FIG. 2.17: NP AVERAGE CURRENT WAVEFORM WITHIN A FUNDAMENTAL PERIOD FOR HPWM WITH 𝐃 = 𝟎, 𝟓 AT 
DIFFERENT VALUES OF 𝛂𝐯𝐢. ........................................................................................................................................ 27 
FIG. 2.18: NP CURRENT RMS VALUE AS A FUNCTION OF LOAD PHASE ANGLE 𝛂𝐯𝐢 FOR SPWM, DSPWM AND 
HPWM WITH 𝐃 = 𝟎, 𝟓. ............................................................................................................................................ 28 
FIG. 2.19: SELF-BALANCING EFFECT IN SPWM ...................................................................................................................... 29 
FIG. 2.20: NEUTRAL-POINT CONTROL SCHEME FOR THE HPWM. ....................................................................................... 30 
FIG. 2.21: BUS CAPACITOR VOLTAGES FOR THE H-PWM. .................................................................................................... 32 
FIG. 2.22: BUS CAPACITOR VOLTAGES FOR THE NTV SV-PWM. ........................................................................................ 32 
FIG. 2.23: FIVE-SEGMENT NTV SVM N-P RIPPLE WITHOUT (UPPER) AND WITH (LOWER) LCL FILTER. .................. 35 
FIG. 2.24: HPWM TECHNIQUE WITH “DYNAMIC” BALANCER UNDER GRID-FAULTS. ....................................................... 36 
FIG. 2.25: TYPICAL OUTPUT CHARACTERISTIC FROM A DEVICE MANUFACTURER DATASHEET. ...................................... 37 
FIG. 2.26: HYBRID POSITIVE MODULATING SIGNAL (RED) AND CURRENT SINUSOIDAL WAVEFORM (GREEN). ............. 40 
FIG. 2.27: TYPICAL SWITCHING ENERGY CHARACTERISTIC FROM A DEVICE MANUFACTURER DATASHEET................... 42 
FIG. 2.28: LOSSES DISTRIBUTION FOR SPWM. ....................................................................................................................... 44 
FIG. 2.29: LOSSES DISTRIBUTION FOR HPWM. ...................................................................................................................... 45 
FIG. 2.30: NORMALIZED SWITCHING LOSSES AS A FUNCTION OF HYBRID FACTOR AND PHASE ANGLE. .......................... 45 
FIG. 2.31: CURRENT, MODULATING SIGNALS AND VOLTAGE FOR HPWM WITH 𝐃 = 𝟎. 𝟓 ............................................. 46 
 xii 
W
o
rd
 T
em
p
la
te
 b
y 
F
ri
ed
m
an
 &
 M
o
rg
an
 2
0
1
4
 
FIG. 2.32: SWITCHING AND CONDUCTION LOSSES (HPWM,𝐃 = 𝟎. 𝟓). ............................................................................ 47 
FIG. 2.33: WEIGHTED TOTAL-HARMONIC-DISTORTION OF OUTPUT CURRENT (HPWM, 𝑫=0.5). ............................... 48 
FIG. 2.34: NEUTRAL-POINT PEAK-TO-PEAK VOLTAGE RIPPLE AT STEADY-STATE (HPWM, 𝑫=0.5). ......................... 48 
FIG. 2.35: GENERATION OF DISCONTINUOUS MODULATION SIGNALS. ................................................................................. 49 
FIG. 2.36: MODULATION SIGNAL FOR THE DPWM WITH 𝛄 = 𝟎. ....................................................................................... 50 
FIG. 2.37: GENERAL SCHEME OF DISCONTINUOUS-HYBRID ALGORITHM. ............................................................................ 50 
FIG. 2.38: POSITIVE AND NEGATIVE ZERO SEQUENCE SIGNALS𝒗𝒑_𝒛𝒔 AND 𝒗𝒏_𝒛𝒔.......................................................... 51 
FIG. 2.39: MODULATION SIGNALS FOR DISCONTINUOUS HYBRID MODULATION (SOLID LINE) AND HYBRID (DOTTED 
LINE) (BOTH WITH 𝑫 = 𝟎. 𝟓). .................................................................................................................................. 52 
FIG. 2.40: MODULATION SIGNALS FOR THE DHPWM (𝑫 = 𝟎. 𝟓, 𝜸 = −𝝅/𝟔). ............................................................ 53 
FIG. 2.41: LOW FREQUENCY RIPPLE OF NEUTRAL POINT VOLTAGE FOR SPWM (DOTTED LINE) AND DHPWM (𝐃 =
𝟎. 𝟓, SOLID LINE). ......................................................................................................................................................... 53 
FIG. 2.42: NEUTRAL POINT CURRENTS (SOLID LINE) AND RMS VALUES (DOTTED LINE) FOR STANDARD SPWM AND 
DHPWM (𝑫 = 𝟎. 𝟓). ................................................................................................................................................ 54 
FIG. 2.43: NEUTRAL POINT VOLTAGE CONTROL SCHEME ADOPTING A PI COMPENSATOR. .............................................. 55 
FIG. 2.44: RESPONSE OF THE DC-LINK VOLTAGE UNBALANCE REGULATION LOOP (DHPWM, 𝐃 = 𝟎. 𝟓, 𝟏𝟎% 
INITIAL UNBALANCE). .................................................................................................................................................. 55 
FIG. 2.45: LINE VOLTAGE (TOP) AND PHASE CURRENT (BOTTOM) FOR THE DHPWM (𝐃 = 𝟎. 𝟓). ............................ 56 
FIG. 2.46: COMPARISON BETWEEN DHPWM AND HPWM TECHNIQUES IN TERMS OF NP VOLTAGE, NP CURRENT 
(RMS VALUE IN RED LINE) AND PHASE CURRENT. ................................................................................................. 57 
FIG. 2.47: NORMALIZED A) NUMBER OF COMMUTATIONS, B) SWITCHING AND C) CONDUCTION LOSSES DURING A 
FUNDAMENTAL PERIOD FOR SPWM, HWPM AND DHPWM (WITH DIFFERENT VALUES OF PARAMETER 𝐃).
 ......................................................................................................................................................................................... 58 
FIG. 2.48: MODULATING SIGNALS AND MOTOR PHASE CURRENT (SEQUENCE OF MODULATION STRATEGIES). ............ 59 
FIG. 2.49: MODULATING SIGNALS, NEGATIVE DC-LINK VOLTAGE AND NEUTRAL POINT CURRENT(SEQUENCE OF 
MODULATION STRATEGIES)......................................................................................................................................... 60 
FIG. 2.50: EFFICIENCY MAP FOR DIFFERENT OPERATING SPEEDS AND LOAD TORQUE (HPWM WITH 𝑫 = 𝟎. 𝟓, SOLID 
LINES; DHPWM WITH 𝑫 = 𝟎. 𝟓, DOTTED LINES). ............................................................................................... 61 
FIG. 2.51: . MOTOR PHASE CURRENT DURING CLOSED-LOOP SPEED CONTROL AND WITH A SEQUENCE OF 
MODULATION. ................................................................................................................................................................ 62 
FIG. 2.52: BODE DIAGRAMS OF NP CONTROL LOOP AT DIFFERENT POWER LEVELS. ........................................................ 63 
FIG. 2.53: REGULATION OF THE CLAMPING ZONE WIDTH BY MEANS OF 𝜽. ........................................................................ 64 
FIG. 2.54: DUAL ACTIVE NP CONTROL SCHEME ...................................................................................................................... 65 
FIG. 2.55: RESPONSE OF THE DC-LINK VOLTAGE REGULATION LOOP (ONLY COMMON MODE INJECTION, DOTTED LINE, 
AND WITH DUAL CONTROL, SOLID LINE). .................................................................................................................. 65 
FIG. 2.56: MODULATION SIGNALS FOR INTPWM WITH 𝒅 = 𝟎, 𝟑 AND 𝒅 = 𝟎, 𝟔 AND SELECTION SIGNAL. ................ 67 
FIG. 2.57: HPWM AS A PARTICULAR CASE OF INTPWM FOR 𝐝 = 𝟎, 𝟑 − 𝟎, 𝟓 − 𝟎, 𝟕 AND 𝛟 = 𝛟𝐃. ..................... 68 
FIG. 2.58: RMS CURRENT FOR INTPWM AS A FUNCTION OF 𝛟 WITH 𝐝 = 𝟎, 𝟓 AT DIFFERENT VALUES OF 𝛂𝐯𝐢. ...... 69 
FIG. 2.59: NP CURRENT RMS VALUE AS A FUNCTION OF LOAD PHASE ANGLE 𝛂𝐯𝐢 FOR SPWM, DSPWM, HPWM 
AND NEW ADAPTIVE INTPWM. ................................................................................................................................. 70 
     xiii 
W
o
rd
 T
em
p
la
te
 b
y 
F
ri
ed
m
an
 &
 M
o
rg
an
 2
0
1
4
 
FIG. 2.60: DSPWM, SPWM AND INTERLEAVED TECHNIQUE (𝒅 = 𝟎. 𝟓 ,𝝓 = 𝟎. 𝟕) SEQUENCE: (FROM TOP) PHASE-
TO-PHASE VOLTAGE AND LINE CURRENT, MODULATING SIGNALS, NP VOLTAGE, NP CURRENT, MODULATION 
SELECTION SIGNAL. ....................................................................................................................................................... 71 
FIG. 2.61: NP VOLTAGE RIPPLE MAP (INTERLEAVED MODULATION). ................................................................................. 72 
FIG. 2.62: NP VOLTAGE RIPPLECONTOUR CURVES AS A FUNCTION OF  𝝓 AT DIFFERENT VALUES OF 𝒅 FOR 
INTERLEAVED MODULATION (RED LINES) AND HYBRID MODULATION WITH  𝑫 = 𝟎. 𝟓 (GREEN LINE). ....... 72 
FIG. 2.63: SWITCHING LOSSES MAP (INTERLEAVED MODULATION). ................................................................................... 73 
FIG. 2.64: SWITCHING LOSSES CONTOUR CURVES AS A FUNCTION OF PHASE Φ AT DIFFERENT VALUES OF 𝒅 FOR 
INTERLEAVED MODULATION(RED LINES) AND FOR HYBRID MODULATION WITH  𝑫 = 𝟎. 𝟓 (GREEN LINE). 73 
FIG. 2.65: CONDUCTION LOSSES MAP (INTERLEAVED MODULATION). ................................................................................ 74 
FIG. 2.66: LINE TO LINE VOLTAGE THD MAP (INTERLEAVED MODULATION).................................................................... 75 
FIG. 2.67: RESULTS OF THE INTERLEAVING PROCESS WITH DUTY CYCLE 𝒅 = 𝟎, 𝟓 AND OPTIMAL 𝝓 = 𝟎, 𝟐𝟓. ......... 76 
FIG. 2.68: RESULTS OF THE INTERLEAVING PROCESS WITH DUTY CYCLE 𝒅 = 𝟎, 𝟓 AND NON-OPTIMAL 𝝓 = 𝟎 −
𝟎, 𝟓 − 𝟎, 𝟕𝟓. ................................................................................................................................................................ 78 
FIG. 2.69: RESULTS OF THE HYBRID MODULATION WITH 𝑫 = 𝟎, 𝟓. ................................................................................... 78 
FIG. 2.70: NPC INVERTER LEG REPRESENTATION. ................................................................................................................. 80 
FIG. 2.71: OUTPUT VOLTAGE WAVEFORMS DURING DEAD TIME. .......................................................................................... 81 
FIG. 2.72: CHARGING AND DISCHARGING SWITCH CAPACITANCE DURING POSITIVE DC-LINK ......................................... 85 
FIG. 2.73: OUTPUT VOLTAGE WAVEFORMS DURING DEAD TIME IF CONSIDERING OUTPUT CAPACITANCE 𝐂𝐞. ............. 87 
FIG. 2.74: SIMULATION: DISTORTION VOLTAGE AS A FUNCTION OF CURRENT. .................................................................. 88 
FIG. 3.1: EVOLUTION OF BI-DIRECTIONAL HALF-BRIDGE DC/DC CONVERTER FROM STANDARD BUCK AND BOOST 
TOPOLOGIES. .................................................................................................................................................................. 90 
FIG. 3.2: BI-DIRECTIONAL CONVERTER OPERATION SUB-INTERVALS (A, B, C, D) AND COMPLEMENTARY GATE SIGNALS 
AND INDUCTOR CURRENT. ........................................................................................................................................... 91 
FIG. 3.3: BIDIRECTIONAL DC/DC CONVERTER CIRCUIT MODEL DURING TURN ON OF 𝑺𝟏. ............................................ 92 
FIG. 3.4: BIDIRECTIONAL DC/DC CONVERTER CIRCUIT MODEL DURING TURN OFF OF 𝑺𝟏. .......................................... 93 
FIG. 3.5: DUTY-CYCLE VERSUS INDUCTOR AVERAGED CURRENT. .......................................................................................... 94 
FIG. 3.6: THREE-LEVEL BUCK CONVERTER. .............................................................................................................................. 95 
FIG. 3.7: CURRENT RIPPLE COMPARISON. ................................................................................................................................. 97 
FIG. 3.8: CURRENT IN THE INPUT CAPACITORS. ....................................................................................................................... 99 
FIG. 3.9: CAPACITOR VOLTAGE UNBALANCE COMPENSATION SCHEME. ............................................................................... 99 
FIG. 3.10: OUTPUT CURRENT AND CAPACITOR VOLTAGE DIFFERENCE DURING A TRANSIENT CONDITION (START-UP) 
AND AT STEADY-STATE WITHOUT ANY UNBALANCE CONTROL. .......................................................................... 100 
FIG. 3.11: OUTPUT CURRENT AND CAPACITOR VOLTAGE DIFFERENCE DURING A TRANSIENT CONDITION (START-UP) 
AND AT STEADY-STATE WITH ACTIVE UNBALANCE CONTROL............................................................................. 102 
FIG. 3.12: INTERLEAVED ZCT 3L BUCK TOPOLOGY [80]. .................................................................................................. 103 
FIG. 3.13: INTERLEAVED ZCT 3L BUCK MAIN WAVEFORMS [80]. ................................................................................... 104 
FIG. 3.14: INTERLEAVED ZCT 3L BUCK PELCS IMPLEMENTATION. ............................................................................... 105 
FIG. 3.15: INTERLEAVED ZCT 3L BUCK PELCS SIMULATION. .......................................................................................... 105 
FIG. 3.16: PROPOSED MULTIPHASE INTERLEAVED 3L BUCK TOPOLOGY. ......................................................................... 106 
 xiv 
W
o
rd
 T
em
p
la
te
 b
y 
F
ri
ed
m
an
 &
 M
o
rg
an
 2
0
1
4
 
FIG. 3.17: OUTPUT CURRENT, PHASE CURRENTS AND COMMAND SIGNALS FOR THE PROPOSED MULTIPHASE 
INTERLEAVED THREE-LEVEL BUCK TOPOLOGY. .................................................................................................... 107 
FIG. 3.18: SWITCHING STATES OF THE PROPOSED MULTIPHASE INTERLEAVED THREE-LEVEL BUCK CONVERTER: 
CURRENT WAVEFORMS AND INTERVALS DURING A SWITCHING PERIOD. .......................................................... 108 
FIG. 3.19: OPERATING MODE 1 EQUIVALENT CIRCUIT (INTERVAL 1). ............................................................................. 108 
FIG. 3.20: OPERATING MODE 2 EQUIVALENT CIRCUIT (INTERVALS 2, 4, 6, 8). ............................................................. 109 
FIG. 3.21: OPERATING MODE 3 EQUIVALENT CIRCUIT (INTERVAL 3). ............................................................................. 110 
FIG. 3.22: OPERATING MODE 4 EQUIVALENT CIRCUIT (INTERVAL 5). ............................................................................. 110 
FIG. 3.23: OPERATING MODE 5 EQUIVALENT CIRCUIT (INTERVAL 7). ............................................................................. 111 
FIG. 3.24: CURRENT RIPPLES AS A FUNCTION OF DUTY-CYCLE. ......................................................................................... 112 
FIG. 3.25: TWO-PHASE THREE-LEVEL INTERLEAVED BUCK AVERAGE VOLTAGE/CURRENT CONTROL SCHEME. ....... 113 
FIG. 3.26: VOLTAGE REFERENCE STEP FROM 𝟎𝐕 TO 𝟏𝟒𝟎 𝐕 AND LOAD REDUCTION AT 𝐭 = 𝟐. .................................. 113 
FIG. 3.27: VOLTAGE REFERENCE STEP FROM 𝟎𝐕 TO 𝟏𝟒𝟎 𝐕 AND LOAD INCREASE AT 𝐭 = 𝟐𝐬. ................................... 114 
FIG. 3.28: EFFICIENCY FIGURES OF THE PROPOSED THREE-LEVEL INTERLEAVED BUCK CONVERTER. ........................ 115 
FIG. 4.1: PROPOSED SYSTEM OVERVIEW. ............................................................................................................................... 118 
FIG. 4.2: EM LAMINATION SKETCH. ........................................................................................................................................ 119 
FIG. 4.3: CONSTANT TORQUE LOCI OF THE EM (CURRENT VALUES ARE THE PEAK ONES). ........................................... 120 
FIG. 4.4: NOMINAL TORQUE AND POWER CHARACTERISTICS OF THE EM PROTOTYPE. ................................................. 120 
FIG. 4.5: EM EFFICIENCY MAP. ................................................................................................................................................ 121 
FIG. 4.6: CONSTANT EFFICIENCY MAPS OF TOTAL CONVERTER (DC/DC AN NPC) AS A FUNCTION OF THE PARALLEL 
DEVICE NUMBER WITH 𝑽𝒅𝒄 =  𝟓𝟎 𝑽. ................................................................................................................. 123 
FIG. 4.7: CONSTANT EFFICIENCY MAPS OF THE OVERALL CONVERTER (DC/DC AN NPC) AS A FUNCTION OF THE 
PARALLEL DEVICE NUMBER WITH 𝑽𝒅𝒄 =  𝟏𝟓𝟎 . ............................................................................................... 123 
FIG. 4.8: CONSTANT EFFICIENCY MAPS OF THE OVERALL CONVERTER (DC/DC AN NPC) AS A FUNCTION OF THE DC 
LINK VOLTAGE WITH 𝑽𝒂𝒄 =  𝟐𝟎 𝑽𝒓𝒎𝒔. ........................................................................................................... 124 
FIG. 4.9: CONSTANT EFFICIENCY MAPS OF THE OVERALL CONVERTER (DC/DC AN NPC) AS A FUNCTION OF THE DC 
LINK VOLTAGE WITH 𝑽𝒂𝒄 =  𝟔𝟎 𝑽𝒓𝒎𝒔. ........................................................................................................... 124 
FIG. 4.10: OVERALL CONVERTER CONTROL SCHEME. .......................................................................................................... 126 
FIG. 4.11: THERMAL ENGINE START-UP AND PRE-CHARGE OF THE DC-LINK (ELECTROMECHANICAL AND LOAD 
TORQUE, ROTOR SPEED AND DC-LINK VOLTAGE).................................................................................................. 127 
FIG. 4.12: BOOSTING OF THE DC-LINK AND LOAD POWER DEMAND (REFERENCE AND ACTUAL DC-LINK VOLTAGE, 
ELECTROMECHANICAL TORQUE, ROTOR SPEED). .................................................................................................. 128 
FIG. 4.13: BATTERY CHARGE DURING BUCK MODE (REFERENCE AND ACTUAL BATTERY VOLTAGE, LIMIT AND ACTUAL 
BATTERY CURRENT). ................................................................................................................................................. 129 
FIG. 4.14: DC-LINK CHARGE DURING BOOST MODE (REFERENCE AND ACTUAL DC-LINK VOLTAGE, LIMIT AND ACTUAL 
DC-LINK CURRENT). ................................................................................................................................................... 130 
FIG. 4.15: GENERATOR MODE SPM MACHINE (PHASE-TO-PHASE VOLTAGE, PHASE CURRENT, ELECTROMAGNETIC 
TORQUE, ROTOR SPEED). .......................................................................................................................................... 131 
FIG. 4.16: FULL START-UP OF DIESEL ENGINE (ROTOR SPEED, ELECTROMAGNETIC AND LOAD TORQUE, DC-LINK 
CURRENT, BATTERY VOLTAGE, DC-LINK VOLTAGE). ............................................................................................. 132 
FIG. 4.17: POWER BOARD PROTOTYPE. ................................................................................................................................. 133 
     xv 
W
o
rd
 T
em
p
la
te
 b
y 
F
ri
ed
m
an
 &
 M
o
rg
an
 2
0
1
4
 
FIG. 4.18: CONTROL SECTIONS AND AUXILIARY BOARD. ..................................................................................................... 134 
FIG. 4.19: EXPERIMENTAL SETUP. .......................................................................................................................................... 135 
FIG. 4.20: BUCK MODE OPERATION OF THE DC/DC CONVERTER IN THE CASE OF A RESISTIVE LOAD: CURRENT (TOP) 
AND VOLTAGE (BOTTOM). ........................................................................................................................................ 136 
FIG. 4.21: BOOST MODE OPERATION OF THE DC/DC CONVERTER IN THE CASE OF A RESISTIVE LOAD: CURRENT (TOP) 
AND VOLTAGE (BOTTOM). ........................................................................................................................................ 136 
FIG. 4.22: DETAIL OF THE OUTPUT CURRENT FOR 2-PHASES. ........................................................................................... 137 
FIG. 4.23: SPEED TRANSIENT CONDITION AT NO LOAD: MOTOR SPEED 𝝎𝒎, 𝒊𝒒 CURRENT, 𝒊𝒂 PHASE CURRENT, DC-
LINK VOLTAGE 𝑽𝒅𝒄 (AC COMPONENT). ................................................................................................................. 138 
FIG. 4.24: SPEED RESPONSE TO LOAD TORQUE INSERTION AN REMOVAL: MOTOR SPEED 𝝎𝒎, 𝒊𝒒 CURRENT, 𝒊𝒂 PHASE 
CURRENT, DC-LINK VOLTAGE 𝑽𝒅𝒄 (AC COMPONENT). ........................................................................................ 138 
FIG. 4.25: STEADY-STATE SPEED/ TORQUE CONDITION: MODULATING SIGNALS (𝒂 PHASE, HPWM, 𝑫 = 𝟎, 𝟓), 
PHASE CURRENT, NP CURRENT (𝟏 𝒌𝑯𝒛 LOW-PASS FILTERED). ....................................................................... 139 
FIG. 4.26: EFFICIENCY OF NPC INVERTER AS A FUNCTION OF MOTOR SPEED AND LOAD. ............................................. 139 
FIG. 4.27: ICE SCHEMATIC MODEL. ........................................................................................................................................ 140 
FIG. 4.28: PLECS SCHEMATIC IMPLEMENTING THE ICE MODEL. ..................................................................................... 144 
FIG. 4.29: STARING OF THE INTERNAL COMBUSTION ENGINE. ........................................................................................... 145 
FIG. 4.30: ICE OSCILLATING TORQUE. .................................................................................................................................... 147 
FIG. 4.31: ICE OSCILLATING SPEED. ....................................................................................................................................... 148 
FIG. 4.32: CONVENTIONAL PI REGULATOR, REFERENCE CASE. ......................................................................................... 148 
FIG. 4.33: PI REGULATOR WITH ESTIMATE TORQUE FEED-FORWARD. ............................................................................. 149 
FIG. 4.34: BODE DIAGRAMS OF THE MULTIPLE RESONANT CONTROLLER ........................................................................ 151 
FIG. 4.35: MULTI-RESONANT REGULATOR CONTROL SCHEME. .......................................................................................... 152 
FIG. 4.36: MULTI-RESONANT REGULATOR DIGITAL IMPLEMENTATION. .......................................................................... 152 
FIG. 4.37: TORQUE AND SPEED IN STEADY-STATE CONDITIONS AT 𝟏𝟐𝟎𝟎 𝐫𝐩𝐦 WITH PI CONTROLLER. .................. 153 
FIG. 4.38: TORQUE AND SPEED IN STEADY-STATE CONDITIONS AT 𝟏𝟐𝟎𝟎 𝐫𝐩𝐦 WITH TORQUE ESTIMATOR. .......... 154 
FIG. 4.39: SPEED CONTROLLER WITH MULTI RESONANT REGULATORS: ENGINE STARTUP AND REFERENCE PURSUIT.
 ...................................................................................................................................................................................... 155 
FIG. 4.40: SPEED CONTROLLER WITH MULTI RESONANT REGULATORS: STEADY-STATE DETAIL AT 𝟏𝟐𝟎𝟎 𝒓𝒑𝒎 . . 156 
FIG. 4.41: SPEED HARMONIC COMPONENTS UP TO 𝟏𝟎 ∙ 𝝎𝟎. ............................................................................................ 156 
FIG. 5.1: OVERALL SYSTEM SCHEME. ...................................................................................................................................... 159 
FIG. 5.2: MULTIPHASE SYNCHRONOUS BUCK CONVERTER WITH 𝑵 = 𝟐. ........................................................................ 163 
FIG. 5.3: CURRENT RIPPLE CANCELLATION COEFFICIENT. .................................................................................................. 164 
FIG. 5.4: SOFT-SWITCHING BUCK OPERATION MODE. .......................................................................................................... 165 
FIG. 5.5: SERIES-SERIES COMPENSATION TOPOLOGY. ......................................................................................................... 167 
FIG. 5.6: COMPENSATED PRIMARY. ......................................................................................................................................... 167 
FIG. 5.7: REAL AND IMAGINARY PART OF 𝒁𝒓 AS A FUNCTION OF 𝒇𝒔𝒘. ............................................................................ 168 
FIG. 5.8: PRIMARY AND SECONDARY CURRENTS AT TWO 𝐑 VALUES. ................................................................................ 171 
FIG. 5.9: PRIMARY AND SECONDARY CURRENTS AT TWO 𝐌 VALUES. ............................................................................... 172 
FIG. 5.10: PRIMARY AND SECONDARY CURRENTS AT TWO 𝐌 VALUES. ............................................................................. 172 
FIG. 5.11: COILS DISPOSITION ALONG AXIS X,Y,Z. ............................................................................................................... 173 
 xvi 
W
o
rd
 T
em
p
la
te
 b
y 
F
ri
ed
m
an
 &
 M
o
rg
an
 2
0
1
4
 
FIG. 5.12: CONSTRUCTED COMPENSATION DD PADS. ......................................................................................................... 173 
FIG. 5.13: SELF AND MUTUAL INDUCTANCE MEASUREMENTS AS A FUNCTION OF “X” AXIS MISALIGNMENT WITH AND 
WITHOUT FERRITE. .................................................................................................................................................... 174 
FIG. 5.14: EXPERIMENTAL TEST BENCH. ............................................................................................................................... 175 
FIG. 5.15: TWO PHASE INTERLEAVED SYNCHRONOUS BUCK EXPERIMENT. ..................................................................... 176 
FIG. 5.16: BUCK CONVERTER EFFICIENCY MAP AS A FUNCTION OF THE SWITCHING FREQUENCY FOR TWO LOAD 
VALUES. ....................................................................................................................................................................... 176 
FIG. 5.17: POWER TRANSFERRING MAIN PARAMETERS: INVERTER INPUT VOLTAGE AND CURRENT (RED BOX), 
SECONDARY SIDE AC LOAD VOLTAGE AND CURRENT (GREEN BOX), EFFICIENCY (YELLOW BOX). ............... 177 
FIG. 5.18: FULL-BRIDGE OUTPUT VOLTAGE AND CURRENT AND COMPLEMENTARY GATE SIGNALS. ........................... 178 
  
     xvii 
W
o
rd
 T
em
p
la
te
 b
y 
F
ri
ed
m
an
 &
 M
o
rg
an
 2
0
1
4
 
LIST OF ABBREVIATIONS AND ACRONYMS 
ICE = Internal Combustion Engine 
FCEV = Fuel Cell Electric Vehicle 
HEV = Hybrid Electric Vehicle 
PHEV = Plug-in Hybrid Electric Vehicle 
EV = Electric Vehicle 
BEV= Battery powered Electric Vehicle 
DG = Distributed Generation 
DER = Distributed Energy Resources 
NP = Neutral Point 
PWM = Pulse Width Modulation 
SVM = Space Vector Modulation 
SPWM = Sinusoidal Pulse Width Modulation 
DSPWM = Double Signal Pulse Width Modulation 
HPWM = Hybrid Pulse Width Modulation 
DHPWM = Discontinuous Hybrid Pulse Width Modulation 
IntPWM = Interleaved Pulse Width Modulation 
FEM = Finite Element Method 
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1 INTRODUCTION 
In this Section, firstly an overview of the background behind this dissertation and the main 
original contributions of that are given. Then, the contents of each chapter of the thesis are 
briefly described. Finally, a list of the author’s publications is reported. 
1.1 Background 
In the last 10 years, the increasing cost of oil, consequently affecting the price per liter of fuel 
as clearly shown by Fig. 1.1, and Earth global warming due to greenhouse gases have 
incentivized the academic research, the authorities and thus the market in the development of 
higher efficiency and lower emission systems, in order to reduce the total fuel consumption 
and therefore its associated emissions of CO2. 
 
Fig. 1.1: Last 12-years average retail price chart in Italy (Source: www.economyonline.it). 
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Actually, the most involved fields by this technological revolution are the electricity 
generation systems and the field of transportation and mobility. 
These two sectors are the main accountable of CO2 global emission that are associated for 
about 45% to electricity generation and for about 30% to transport. Moreover, it should be 
noted that although the oil is not a renewable energy source, currently about 40% of the 
production world energy depends on oil and the level of dependence rises to about 80% in 
the transportation sector where the majority of vehicles is powered by an engine fueled by oil 
derivatives. In Fig. 1.2 the distribution of CO2 emissions in Europe during 2012 is presented. 
Germany leads this particular ranking with 23% of carbon dioxide emissions, followed by 
UK and Italy with 15% and 12 % respectively. 
Talking about distribution of electricity, conventional power stations, such as coal-fired, gas 
and nuclear powered plants, as well as hydroelectric dams and large-scale solar power 
stations, are centralized and often require electricity to be transmitted over long distances, 
affecting overall efficiency and reliability. More recently, distributed generation (DG) has 
been growing up very fast. Decentralized energy is generated or stored by a variety of small, 
grid-connected devices referred to as distributed energy resources (DER) or distributed 
energy resource systems. DER systems are decentralized, modular and more flexible 
technologies that are located close to the load they serve, albeit having capacities of only 10 
megawatts (MW) or less. DER systems typically use renewable energy sources, including, 
but not limited to, small hydro, biomass, biogas, solar power, wind power, geothermal power 
and increasingly play an important role for the electric power distribution system. 
 
Fig. 1.2: 2012 European countries C02 emissions distribution (Source: Eurostat). 
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In the automotive industry, alternative solutions to the standard internal combustion engine 
(ICE) adopted in the conventional vehicles have been developed, i.e. fuel cell electric vehicles 
(FCEVs), hybrid electric vehicles (HEVs), plug-in hybrid electric vehicles (PHEV) or pure 
electric vehicles (EVs), also referred as battery powered electric vehicles (BEV), as presented 
in the classification of Fig. 1.3.  
Both academic and industry researchers all over the world are still facing several technical 
development areas concerning HEV components, system topologies and control strategies. 
Efficiency, lifetime, stability and volume issues have moved the attention on a number of 
bidirectional conversion solutions, both for the energy transfer to/from the storage element 
and to/from the electric machine side. 
Moreover, along with the fast growing interest in EVs and plug-in hybrid electric vehicles 
(PHEVs), wireless charging, as a new way of charging batteries, has drawn the attention 
of researchers, car manufacturers, and customers recently. Compared to conductive 
power transfer (usually plug-in), wireless power transfer (WPT) is more convenient, 
weather proof, and electric shock protected. However, there is still more research work 
needs to be done to optimize efficiency, cost, increase misalignment tolerance, and reduce 
size of the WPT chargers. 
 
Fig. 1.3: Transition from ICE to EV chart. 
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1.1 Contribution of this work 
The author's doctoral dissertation has been carried out at the Electric Drives Laboratory of 
the University of Udine from 2012 to 2014, during his PhD course. In addition, the author 
spent about six months as a visiting scholar at the University of Michigan in Dearborn, where 
he followed a specific project about wireless power transfer.  
The topics discussed in this dissertation are related to power conversion and digital control 
of converters and drives suitable for hybrid/electric traction, generation from renewable 
energy sources and wireless charging applications. From the theoretical point of view, 
multilevel and multiphase DC/AC and DC/DC converters are presented here, focusing on 
design issues, optimization (especially from the efficiency point-of-view) and advantages. 
Some novel modulation algorithms for the neutral-point clamped three-level inverter are 
presented here as well as a new multiphase proposal for a three-level buck converter. . In 
addition, a new active torque damping technique in order to reduce torque oscillations in 
internal combustion engines is proposed here.  
Mainly, two practical implementations are considered in this dissertation, i.e. an original two-
stage bi-directional converter for mild hybrid traction and a wireless charger for electric 
vehicles fast charge. 
1.2 Outline of the thesis 
Hereafter, the contents of the each Chapter of the thesis are briefly described. 
Chapter 2 illustrates the basic features of the 3-level neutral-point-clamped inverter, presents 
a review of the modulation strategies in literature and proposes some original algorithms. 
Furthermore, an accurate modeling and compensation of the dead time is presented as well 
as an analytical approach to loss calculation based on fundamental equations and power 
device datasheets. 
Chapter 3 presents some non-isolated DC/DC converter topologies, in particular 
bidirectional and multilevel approaches. A novel multiphase three-level buck converter is 
proposed by the author. 
Chapter 4 reports the description,  implementation and prototype development of a two stage 
bi-directional converter suitable for battery charging and mild hybrid traction systems. 
Finally, Chapter 5 illustrates the basics of the inductive power transfer and presents the 
design of a 22 𝑘𝑊 wireless charger for electric vehicles fast charge. 
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1.3 List of publications 
Several parts of the work reported in this thesis have been published in the proceeding of 
well-known conferences. Hereafter, a list of these academic papers has been reported in 
chronological order. 
[1] Bolognani, M.Morandin, R.Petrella, A.Pevere, S. Calligaro "Mild-Hybrid Traction 
System Based on a Bidirectional Half-Bridge Interleaved Converter and an SPM 
Motor Drive Fed by a 3-Level Active NPC Inverter," in Proceedings of the Applied 
Power Electronics Conference and Exposition (APEC), Orlando (FL), USA, 
02/2012. 
[2] A.Pevere , R.Petrella , F. Pasut, S. Calligaro "Modulation techniques for three-phase 
three-level NPC inverters: A review and a novel solution for switching losses 
reduction and optimal neutral-point balancing in photovoltaic applications," in 
Proceedings of the IEEE Applied Power Electronics Conference and Exposition 
(APEC), Long Beach (CA), USA, 03/2013. 
[3] A.Pevere , R.Petrella, S. Calligaro "Hybrid Modulation and Oprimal Neutral-Point 
Voltage Control for Three-Level NPC Inverters", in Proceedings of the Power 
Conversion and Intelligent Motion Conference (PCIM), Nuremberg (D), 05/2013. 
[4] A.Pevere , R.Petrella "Discontinuous Hybrid Modulation Technique for Three-
Phase Three-Level Neutral Point Clamped Inverters", in Proceeding of the IEEE 
energy Conversion Conference and Expo (ECCE), Denver (CO), USA, 09/2013. 
[5] S.Bolognani, M.Morandin, R.Petrella, A.Pevere, S. Calligaro “Bidirectional PMSM 
Drive Employing a Three Level ANPC Inverter and a Multi-Phase Interleaved 
DC/DC Converter for Hybrid Electric Vehicles," in Proceedings of the IEEE 
Applied Power Electronics Conference and Exposition (APEC), Fort Worth (TX), 
USA, 03/2014. 
[6] A.Pevere , R.Petrella "Interleaved Carrier-Based Modulations for Reducing Low-
Frequency Neutral Point Voltage Ripple in the Three-Phase Neutral Point Clamped 
Inverter", in Proceedings of the IEEE Applied Power Electronics Conference and 
Exposition (APEC), Fort Worth (TX), USA, 03/2014. 
[7] A.Pevere , R.Petrella, S. Zhou, C. C. Mi, "Design of a high efficiency 22 kW 
wireless power transfer system for EVs fast contactless charging stations", in 
Proceedings of the IEEE International Electric Vehicle Conference (IEVC), 
Florence (I), 12/2014. 
[8] A.Pevere , R.Petrella, S. Zhou, C. C. Mi, "Novel Multiphase Interleaved Proposal 
for a Three Level Neutral Point Clamped Buck Converter", in Proceedings of the 
IEEE Applied Power Electronics Conference and Exposition (APEC), Charlotte 
(NC), USA, 03/2015. 
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2 THREE-LEVEL NPC 
INVERTER 
2.1 Introduction 
In many industrial applications higher power equipment has begun to be required in the last 
two decades. Some medium voltage motor drives and utility applications require medium 
voltage and megawatt power level. For a medium voltage grid, it is troublesome to connect 
only one power semiconductor switch directly. As a result, a multilevel power converter 
structure has been introduced as an alternative in high power and medium voltage situations. 
A multilevel converter not only achieves high power ratings in existing industrial systems, 
but in some cases also enables the use of renewable energy sources. Renewable energy 
sources such as photovoltaic, wind, and fuel cells can be easily interfaced to a multilevel 
converter system for a high power application. 
Moreover, the latest progress in research and development of low-voltage power 
semiconductors, e.g. Silicon Carbide (SiC), Gallium Nitride (GaN), leads to extension of 
multilevel inverters from the medium to the low voltage range applications [4]. In-fact, in the 
low voltage range a lot of optimized switches are available. Therefore multilevel topologies 
could outperform the classical two-level inverter with fewer losses and higher virtual 
switching frequency, improving both efficiency and harmonic content. 
Multilevel topologies, modulation and control strategies have been extensively researched in 
literature [1]-[47]. In the next subsections, firstly a brief history and a general presentation of 
the multilevel converter will be reported. After that, the three main multilevel topologies will 
be described, including main advantages and drawbacks of each one. Then, the dissertation 
will go more into detail about one of those three structures, i.e. neutral point clamped three 
level inverter, presenting a review and some original proposals for the NPC inverter 
modulation. Finally, an analytical approach for loss estimation and dead time compensation 
will be presented as well. 
2.2 Multilevel converter history 
The concept of multilevel converters has been introduced since 1975 [1]. The term multilevel 
began with the three-level converter [2]. Subsequently, several multilevel converter 
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topologies have been developed [1]-[47]. However, the elementary concept of a multilevel 
converter to achieve higher power is to use a series of power semiconductor switches with 
several lower voltage dc sources to perform the power conversion by synthesizing a staircase 
voltage waveform. Capacitors, batteries, and renewable energy voltage sources can be used 
as the multiple dc voltage sources. The commutation of the power switches aggregate these 
multiple dc sources in order to achieve high voltage at the output; however, the rated voltage 
of the power semiconductor switches depends only upon the rating of the dc voltage sources 
to which they are connected. 
A multilevel converter has several advantages over a conventional two-level converter that 
uses high switching frequency pulse width modulation (PWM). The attractive features of  
multilevel converters can be briefly summarized as follows. 
 They use switching devices at lower blocking voltage. 
 They can reach higher efficiency. 
 They can generate output voltages with extremely low distortion and lower 𝑑𝑣/𝑑𝑡. 
 They draw input current with very low distortion. 
 They generate smaller common-mode (CM) voltage, thus reducing the stress in 
the motor bearings. If using advanced modulation strategies, CM voltages can be 
even eliminated. 
 They can operate with a lower switching frequency. 
2.3 Multilevel structures 
Three main multilevel inverter structures have been applied in industrial applications, i.e. 
cascaded multi-cell converter with separate dc sources, diode clamped and flying capacitor 
configurations. Before examining in depth each multilevel structure, it should be mentioned 
that the term multilevel converter is utilized to refer to a power electronic circuit that could 
operate both in an inverter or rectifier mode. The multilevel inverter structures are the focus 
of in this chapter; however, the illustrated structures can be implemented for rectifying 
operation as well. 
2.3.1 Cascaded multi-cells 
The series H-bridge inverter appeared in 1975 [3], but several recent patents have been 
obtained for this topology as well [5]-[7]. Since this topology consist of several power 
conversion cells in series, the voltage and power level may be easily scaled. An evident 
disadvantage of this topology is the large number of isolated voltages required to supply each 
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cell. Fig. 2.1 shows a general single-phase m-levels cascaded inverter, where every cell has 
been realized by a simple full-bridge converter with separate dc-link input source. 
 
Fig. 2.1: Single-phase example of a multilevel cascaded inverter with 𝒎-levels. 
However, the cells can be supplied by phase-shifted transformers in medium-voltage systems 
in order to provide high power quality at the utility connection [5]. 
Manjrekar has proposed a cascade topology that uses multiple dc levels, which instead of 
being identical in value are multiples of each other [8]-[9]. He also uses a combination of 
fundamental frequency switching for some of the levels and PWM switching for part of the 
levels to achieve the output voltage waveform. This approach enables a wider diversity of 
output voltage magnitudes; however, it also results in unequal voltage and current ratings for 
each of the levels and loses the advantage of being able to use identical, modular units for 
each level. The main advantages and disadvantages of multilevel cascaded H-bridge 
converters are as follows. 
Advantages 
 The number of possible output voltage levels is more than twice the number of dc 
sources (𝑚 =  2𝑠 +  1). 
 The series of full-bridges makes for modularized layout and packaging. This will 
enable the manufacturing process to be done more quickly and cheaply. 
Drawbacks 
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 Separate dc sources are required for each of the H-bridges. This will limit its 
application to products that already have multiple SDCSs readily available. 
Recently, a modular multilevel converter (MMC) was proposed for HVDC applications. 
Instead of using full-bridge inverter units in the cascaded multilevel inverters, this new 
converter uses the P2 cells as the basic building block, same as the generalized multilevel 
topology in [11]. Therefore, MMC can naturally be derived from the generalized multilevel 
topology by removing the top part of the structure. Similar to the cascade multilevel inverters, 
the MMC cannot balance the capacitor voltage automatically when active-power is involved. 
Complicated control methods have to be used to balance the capacitor voltage. 
2.3.2 Flying capacitor 
Meynard and Foch introduced a flying-capacitor-based inverter in 1992 [10]. The structure 
of this inverter is similar to that of the diode-clamped inverter (described in the next 
subsection) except that instead of using clamping diodes, the inverter uses capacitors in their 
place. This topology has a ladder structure of dc side capacitors, where the voltage on each 
capacitor differs from that of the next capacitor. In Fig. 2.2 a 4-level flying capacitor single-
phase inverter topology has been depicted. 
 
Fig. 2.2: Single-phase example of a flying capacitor inverter with 𝟒-levels. 
The voltage increment between two adjacent capacitor legs gives the size of the voltage steps 
in the output waveform. 
One advantage of the flying-capacitor-based inverter is that it has redundancies for inner 
voltage levels; in other words, two or more valid switch combinations can synthesize an 
output voltage. Unlike the diode-clamped inverter, the flying-capacitor inverter does not 
require all of the switches that are on (conducting) be in a consecutive series. Moreover, the 
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flying-capacitor inverter has phase redundancies, whereas the diode-clamped inverter has 
only line-line redundancies [12]. These redundancies allow a choice of charging/discharging 
specific capacitors and can be incorporated in the control system for balancing the voltages 
across the various levels. In addition to the (𝑚 − 1) dc-link capacitors, the 𝑚-level flying-
capacitor multilevel inverter will require (𝑚 − 1) ×
𝑚−2
2
 auxiliary capacitors per phase if the 
voltage rating of the capacitors is identical to that of the main switches. One application 
proposed in the literature for the multilevel flying capacitor is static-var generation [3]-[13]. 
The main advantages and disadvantages of multilevel flying capacitor converters are as 
follows. 
Advantages:  
 Phase redundancies are available for balancing the voltage levels of the capacitors.  
 Real and reactive power flow can be controlled.  
 The large number of capacitors enables the inverter to ride through short duration 
outages and deep voltage sags. 
Disadvantages:  
 Control is complicated to track the voltage levels for all of the capacitors. Also, pre-
charging all of the capacitors to the same voltage level and startup are complex.  
 Switching utilization and efficiency are poor for real power transmission.  
 The large numbers of capacitors are both more expensive and bulky than clamping 
diodes in multilevel diode-clamped converters.  
 Packaging is also more difficult in inverters with a high number of levels. 
2.3.3 Neutral-point clamped 
The first three-level diode-clamped inverter was proposed by Nabae, Takahashi and Akagi in 
1981 [2]. Since the 90s several researchers published papers showing analytical studies and 
experimental results for three-, four-, five-, and six-level diode-clamped converters for 
applications such as static var compensation, variable speed motor drives, and high-voltage 
system interconnections. A three-phase three-level neutral point clamped (NPC) inverter is 
shown in Fig. 2.3. Each of the three phases of the inverter shares a common dc-link, which 
has been split by two input capacitors. The voltage across each capacitor is 
𝑉𝑑𝑐
2
 and the voltage 
stress across each switching device is also limited to 
𝑉𝑑𝑐
2
 through the clamping diodes. 
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Fig. 2.3: Three-phase three-level NPC inverter. 
General issues of multilevel NPC inverters are related but not limited to total harmonic 
distortion (THD) of the output current, neutral-point voltage unbalance compensation (AC 
and DC), ability to operate with any power factor, stability, high efficiency, size and lifetime 
of the converter. 
Control of the neutral point voltage is a fundamental task of the modulation algorithm as it 
affects performance, reliability and cost of the inverter, as dc-link capacitors should normally 
be oversized to withstand any voltage unbalance condition. 
Advantages: 
 All of the phases share a common dc bus, which minimizes the capacitance 
requirements of the converter. For this reason, a back-to-back topology is not only 
possible but also practical for uses such as a high-voltage back-to-back inter-
connection or an adjustable speed drive. 
 The capacitors can be pre-charged as a group. 
 Efficiency is high for fundamental frequency switching.  
Disadvantages: 
 Real power flow is difficult for a single inverter because the intermediate dc levels 
will tend to overcharge or discharge without precise monitoring and control.  
 The number of clamping diodes required is quadratic to the number of levels, which 
can be cumbersome for units with a high number of levels. 
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2.4 NPC control strategies 
Hereafter, only the control strategies associated with the neutral point clamped structure will 
be considered. 
Various modulation schemes have been studied and developed for 3-level inverters, with 
neutral point voltage balancing scheme. They can be classified into three categories namely, 
Selective Harmonic Elimination (SHE), Carrier-Based PWM (CB-PWM) and Space-Vector 
Pulse-Width Modulation (SV-PWM). 
2.4.1 Space vector modulations (SVM) 
The SV-PWM converts the three voltage control references in complex (𝛼–𝛽) space in order 
to generate a vector reference by selecting a proper sequence of active vectors. 
The active vectors are determined by the switches combination of each inverter leg. The 
operating status of the switches in the NPC inverter can be represented by the switching states 
shown in Tab. 2.1. Switching state ‘P’ denotes that the upper two switches in one of the 
inverter legs (for example A-leg) are ON and the inverter pole voltage 𝑉𝑎, is ideally equal to 
+
𝑉𝑑𝑐
2
, whereas ‘N’ indicates that the lower two switches conduct, leading to 𝑉𝑎 = −
𝑉𝑑𝑐
2
.  
Tab. 2.1 Conversion space vectors switches 
 H1 H2 L1 L2 Voltage 
P 1 1 0 0 𝑉𝑑𝑐
2
 
O 0 1 1 0 𝑉𝑛𝑝 
N 0 0 1 1 
−
𝑉𝑑𝑐
2
 
Switching state ‘O’ means that the inner two switches H2 and L1 are ON and 𝑉𝑎 is clamped 
to zero through the clamping diodes. Depending on the direction of the load current 𝑖𝑎, one 
of the two clamping diodes is turned ON. For instance, a positive load current (𝑖𝑎 > 0) forces 
D1 to turn on, and the terminal ‘a’ is connected to the neutral point ‘NP’ through the 
conduction of D5 and H2. The switches H1 and L1 operate in a complementary manner 
similar to switches H2 and L2. As indicated earlier, the neutral-point voltage 𝑉𝑛𝑝 varies with 
the operating condition of the NPC inverter. If the neutral-point voltage deviates too far, an 
uneven voltage distribution takes place, which may lead to premature failure of the switching 
devices and cause an increase in the harmonic of the inverter output voltage. 
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Fig. 2.4: Space vector diagram for a three-level inverter. 
As already mentioned, the operation of each inverter phase lag can be represented by three 
switching states P, O, and N. Considering all the three phases together, the inverter has a total 
of 27 possible combinations of switching states. Fig. 2.4 shows the space vector diagram of 
total 27 switching states (highlighted in red) corresponding to 19 voltage vectors for three-
level NPC inverter. 
Based on magnitude, the voltage vectors can be divided into four groups: Zero vector (𝒖
𝑶
), 
Small vector (𝒖𝒔), Medium vector (𝒖𝒎), and Large vectors (𝒖𝒍). All zero vectors (PPP, OOO 
and NNN) have zero magnitude, small vectors (perimeter of the yellow inner hexagon of Fig. 
2.4) have a magnitude of  
𝑉𝑑𝑐
3
, medium vectors have magnitude of  
𝑉𝑑𝑐
√3
 and large vectors 
(perimeter of the external hexagon) have magnitude of  
2
3
𝑉𝑑𝑐. Each small vector has two 
switching states, one containing P and other containing N, and therefore can be further 
classified into a P-type or N-type vector. Generally, the SV-PWM methods select the nearest 
three vectors to perform modulation, so this approach is known as nearest three vector (NTV) 
scheme. 
Effect of the switching states on the NP 
The effect of switching states on neutral voltage deviation is well illustrated by Fig. 2.5. When 
the inverter is operated with switching state [PPP] of zero vector 𝒖
𝑶
, the upper two switches 
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in each of the three inverter legs are turned on, connecting the inverter terminals a, b, and c 
to the positive dc-link as shown in Fig. 2.5a. Since the neutral point NP is left unconnected, 
this switching state does not affect 𝑉𝑛𝑝. Similarly, the other zero switching states [OOO] and 
[NNN] do not cause 𝑉𝑛𝑝 to shift either. Fig. 2.5b shows the inverter operation with P-type 
switching state [POO] of small vector 𝒖𝑺𝒑. Since the three-phase load is connected between 
the positive DC bus and neutral point NP, the neutral current 𝑖𝑛  flows in NP, causing 𝑉𝑛𝑝  to 
increase. On the contrary, the N-type switching state [ONN] of small vector 𝒖𝑺𝒏 makes 𝑉𝑛𝑝  
to decrease as shown in Fig. 2.5c. For medium vector 𝒖𝒎 with switching state [PON] in Fig. 
2.5d, load terminals a, b, and c are connected to the positive bus, the neutral point, and the 
negative bus, respectively. Depending on the inverter operating conditions, the neutral-point 
voltage 𝑉𝑛𝑝  may rise or drop. Finally, considering a large vector 𝒖𝒍  with switching state 
[PNN] as shown in Fig. 2.5e, the load terminals are connected between the positive and 
negative dc-links. The neutral point NP is left unconnected and thus the neutral voltage is not 
perturbed. 
 
Fig. 2.5: Effects of the different vector types on the NP. 
5-segments NTV 
The considered SVM algorithm [18] is based on a 5-segment pattern and it utilizes only one 
redundant state per switching period. Each sextant of the space vector hexagon is divided into 
six regions (Fig. 2.6), containing only one redundant vector. These redundant states have 
opposite effects on the DC-link capacitor  voltages, although they generate the same output 
line-to-line voltage. So, alternate use of these switching states is desirable for DC-link 
capacitor voltage balancing control. Effective utilization of redundant switching states 
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eliminates the need of extra hardware for the capacitor voltage balancing, without affecting  
the dwell timing of space vector over switching period. Using the proposed 5-segment SVM, 
every switching period one phase is clamped to reduce significantly the number of 
commutations with respect to the standard SPWM (1/3 less commutations). In Tab. 2.2, the 
sequences of vectors in function of the triangle and the redundant vector for the first sector is 
reported. It can be clearly seen that one leg is always clamped to “P”,O” or N”. In fact each 
switch transition has been highlighted by a corresponding change of color in Tab. 2.2. 
Tab. 2.2 Sequences of vector s in the first sextant for 5-segment NTV 
Triangle 
Redundant sequences 
  “1”     “0”   
1 
P P P P P O P P P O 
N O O O N N N O N N 
N N O N N N N N N N 
2 
P P P P P O P P P O 
O P P P O O O P O O 
N N O N N N N N N N 
3 
O P P P O O O P O O 
O O O O O N O O O N 
N N O N N N N N N N 
4 
P P P P P O P P P O 
O O P O O O O O O O 
N O O O N N N O N N 
5 
O O P O O O O O O O 
O O O O O N O O O N 
N O O O N N N O N N 
6 
O P P P O O O P O O 
O O P O O O O O O O 
O O O O O N O O O N 
Symmetric 
Symmetric modulation is characterized by the use of four vectors per modulation sequence. 
This modulation is very similar to previous 5-segment NTV, but it presents a 7-segment 
pattern due to the use of an extra vector. The new vector added to the sequence is the other 
redundant vector that was not selected using the other strategy. Thanks to this, the duty cycles 
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are basically calculated by the same process, with the only difference being that the duty cycle 
applied in NTV to only one of the double vectors is now shared between both of them. 
POO/ONN
1
2
3
4
5
6
PPO/OON
PPP
OOO
NNN
PNN
PPN
PON
a
b 
 
Fig. 2.6: Vectors placement for SVM in the first sextant. 
2.4.2 Neutral-point balancing in SVM 
In the 5-segment NTV SVM, the NP voltage “DC” balance effect is intrinsic to this 
modulation and is made by the proper choice of the redundant vector according to the sign of 
∆Vc and the sign of the phase currents (Fig. 2.7). This control algorithm is based on the instant 
sign measure of currents and voltage, then a steady-state compensation is made leading to 
more ripple with respect to the PI based control loop [30]. 
NTV
Dvc 
vab NPC
inverter
redundant 
vector 
selectioni
 
Fig. 2.7: Redundant selection scheme for the NTV SV-PWM. 
In symmetric modulation, in order to satisfy the zero-NP-current condition, the duty cycle 
calculated for the couple of redundant vectors should now be properly shared between them. 
This duty cycle can be distributed according to a variable 𝛼, generated from an opportune PI 
regulator (Fig. 2.8). In steady-state condition, 𝛼 is equal to 0,5 so the two redundant states 
are applied for an equal interval of time during the switching period. 
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Fig. 2.8: Calculation of parameter 𝜶 in symmetric modulation. 
2.4.3 Carrier-based modulations (CBM) 
Carrier based modulation (CBM) is the simplest method to be implemented. It directly 
generates the duty cycles for the switches from the reference-voltage vector, instead of sector 
identification and extensive numeric calculations of the switching period, as in case of the 
classic SVM strategy. Moreover, this reduces the total computation time of the controller, 
which in turn allows increase in system switching frequency. It can be also demonstrated that 
every SVM technique can be reproduced with a carrier-based one, by adopting a modulating 
signal with the proper zero signal injection. 
Recently proposed modulation techniques, normally addressed as double-signal modulation 
(DSPWM) modulation, adopt two modulation signals per phase, one positive and one 
negative and allows to reduce or eliminate low-frequency voltage oscillations of the neutral 
point, [14][26], but they increase significantly the switching losses of the converter as 
compared to other modulation techniques, such as standard sinusoidal pulse-width 
modulation (SPWM) or nearest-three-vector (NTV) space vector modulation (SVM), [18]. 
Sinusoidal modulations, on the other hand, exhibit a strong low-frequency content of the NP 
voltage ripple, that depends on both load power angle and converter modulation index. 
The trade-off between the NP voltage ripple produced by sinusoidal strategies on one hand, 
and the increment of switching losses and output voltage harmonic distortion caused by 
double signal strategies on the other, gave birth to hybrid [15] or, more recently, interleaved 
modulation strategies [45]. 
Hybrid modulation approaches belong to the double signal modulation class and are based on 
clamping modulation signals for some time during the non-common intervals. As the 
modulation signals are clamped to zero for an additional time, this leads to the switching 
frequency of the power switches being reduced, i.e. their switching losses also decrease. The 
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exact combination is chosen by a sharing variable D, which can take values within the interval 
[0,1]. 
In [31] a carrier-based DC-link voltage balancing strategy, based on neutral point current, is 
derived. Although, results show desired steady-state performance, the proposed system is 
complicated for hardware implementation, since it requires intense mathematical 
computation. 
A Carrier based PWM strategy based on reduced switching losses is proposed in [32]. In this 
strategy, one of the phases is clamped to positive, negative, or neutral point of the inverter, 
depending on the two capacitor  voltages. Though experimental results show a reduction in 
the capacitor voltage difference, detailed transient performance is not carried out. Moreover, 
the DC-link capacitor voltage is also kept low, which makes the capacitor voltage difference 
low. A double carrier based DC-link voltage balancing strategy is shown in [33]. An optimum 
value of DC-offset value is also analytically derived. However, results show a lot of neutral 
point voltage ripple and no transients results are shown to verify the efficacy of the system 
with transient load variations. A similar voltage balancing strategy based on neutral point 
current is proposed in [14], [16]. Although an expression for optimum value of a DC-offset 
value is derived, no transient simulation or experimental results are shown.  
Another single carrier based voltage balancing scheme, with 6th order voltage harmonic 
addition with DC-offset voltage is shown in [34]. Although, results showed convergence of 
the two DC-link capacitor voltages, it takes a considerable time to balance the capacitor 
voltages even with passive load. Hence, with system with much more transients like for 
electric vehicle, it might not be a best solution. 
Sinusoidal PWM 
The sinusoidal pulse width modulation (SPWM) is still a reference modulation technique in 
many applications due to easy implementation and acceptable performances. When using 
SPWM to control a three phase three level NPC inverter, each phase is controlled by one 
sinusoidal reference signal at the modulation frequency that is compared with two carriers of 
half unitary amplitude at the switching frequency producing the gate control signals.  
In order to achieve a linear operating range equivalent to that of space vector modulation, the 
original sinusoidal references (va, vb, vc) are modified by injecting a proper zero sequence 
vo, as follows: 
{
𝒗𝒂
′ = 𝒗𝒂 − 𝒗𝒐
𝒗𝒃
′ = 𝒗𝒃 − 𝒗𝒐
𝒗𝒄
′ = 𝒗𝒄 − 𝒗𝒐
 (1) 
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𝒗𝒐 =
𝒎𝒂𝒙(𝒗𝒂, 𝒗𝒃, 𝒗𝒄) +𝒎𝒊𝒏(𝒗𝒂, 𝒗𝒃, 𝒗𝒄)
𝟐
 
𝑣𝑎𝑛  
𝜃 
𝑣𝑎𝑝  
 
Fig. 2.9: Modulation signals for SPWM. 
Each phase modulation signal can be divided in two signals as shown in Fig. 2.9. Obviously, 
the sums of these modulation signals have to be equal to the (1), so that: 
{
𝒗𝒂
′ = 𝒗𝒂𝒑 + 𝒗𝒂𝒏
𝒗𝒃
′ = 𝒗𝒃𝒑 + 𝒗𝒃𝒏
𝒗𝒄
′ = 𝒗𝒄𝒑 + 𝒗𝒄𝒏
 (2) 
where 𝑣𝑖𝑝 ≥ 0 and 𝑣𝑖𝑛 ≤ 0, with 𝑖 = {𝑎, 𝑏, 𝑐}. The signals with subscript 𝑝 will only cross 
the positive carrier 𝑣𝑐𝑎𝑟𝑟𝑖𝑒𝑟
𝑝 𝜖[0,1] and the signals with subscript n will only cross the negative 
carrier 𝑣𝑐𝑎𝑟𝑟𝑖𝑒𝑟
𝑛 𝜖[−1,0]. 
When one inverter phase leg of is clamped to the NP, its output current is injected into that 
point and NP current 𝑖𝑛𝑝 can be expressed as follows: 
𝒊𝒏𝒑(𝒕) = 𝒔𝒂𝟎(𝒕)𝒊𝒂(𝒕) + 𝒔𝒃𝟎(𝒕)𝒊𝒃(𝒕) + 𝒔𝒄𝟎(𝒕)𝒊𝒄(𝒕) (3) 
where 𝑠𝑖0 (𝑖 = 𝑎, 𝑏, 𝑐) is a binary function being unity value when output phase i is connected 
to NP or zero otherwise. 
Neutral point voltage ripple can be calculated by averaging NP current over the modulation 
period 𝑇𝑠𝑤 adopting a moving average operator, i.e.: 
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𝒊?̅?𝒑(𝒕) =
𝟏
𝑻𝒔𝒘
∫ 𝒊𝒏𝒑(𝝉)𝒅𝝉
𝒕
𝒕−𝑻𝒔𝒘
 (4) 
Applying expression (3) inside the integral (4), one obtains the following: 
𝒊?̅?𝒑 = 𝒅𝒂𝟎𝒊?̅? + 𝒅𝒃𝟎𝒊?̅? + 𝒅𝒄𝟎𝒊?̅? (5) 
in which 𝑑𝑖0 = ?̅?𝑖0. Since the carrier/switching frequency is much higher than the frequency 
of the modulation signals (i.e. fundamental frequency of the output voltage), the duty cycles 
can be expressed as follows [14]: 
𝒅𝒊𝟎 = |𝟏 + 𝒗𝒊𝒏 − 𝒗𝒊𝒑| (6) 
The modulus operator in (6) can be removed when the inverter works in linear operator range 
since the difference (𝑣𝑖𝑛 − 𝑣𝑖𝑝) will never be less than negative one. 
As a result, the expression (5) can be rewritten with the following: 
𝒊?̅?𝒑 = ∑ (𝟏 + 𝒗𝒊𝒏 − 𝒗𝒊𝒑) ∙ 𝒊?̅?
𝒊=𝒂,𝒃,𝒄
 (7) 
Considering the analytical expressions of 𝑣𝑖𝑛 , 𝑣𝑖𝑝  and 𝑖?̅?  for this conventional SPWM 
technique, it is possible to determine the exact behavior of the NP current during a 
fundamental period. 
Hereafter, for simplicity only the values for the phase A, i.e. 𝑣𝑎𝑝, 𝑣𝑎𝑛 and 𝑖?̅?, will be reported. 
𝒗𝒂𝒑 =
{
 
 
 
 
 
 
 
 
𝟑
𝟐
𝒎 ∙ 𝒄𝒐𝒔 (𝜽 −
𝝅
𝟐
) − −→𝟎 ≤ 𝜽 ≤
𝝅
𝟔
√𝟑
𝟐
𝒎 ∙ 𝒄𝒐𝒔 (𝜽 −
𝝅
𝟑
) − −→
𝝅
𝟔
≤ 𝜽 ≤
𝝅
𝟐
 
√𝟑
𝟐
𝒎 ∙ 𝒄𝒐𝒔 (𝜽 −
𝟐𝝅
𝟑
) − −→
𝝅
𝟐
≤ 𝜽 ≤
𝟓𝝅
𝟔
𝟑
𝟐
𝒎 ∙ 𝒄𝒐𝒔 (𝜽 −
𝝅
𝟐
) − −→
𝟓𝝅
𝟔
≤ 𝜽 ≤ 𝝅
𝟎                              − −→ 𝝅 ≤ 𝜽 ≤ 𝟐𝝅
 (8) 
 
𝒗𝒂𝒏 =
{
 
 
 
 
 
 
 
 
𝟎                            − −→ 𝟎 ≤ 𝜽 ≤ 𝝅
𝟑
𝟐
𝒎 ∙ 𝒄𝒐𝒔 (𝜽 −
𝝅
𝟐
) − −→ 𝝅 ≤ 𝜽 ≤
𝟕𝝅
𝟔
√𝟑
𝟐
𝒎 ∙ 𝒄𝒐𝒔 (𝜽 −
𝝅
𝟑
) − −→
𝟕𝝅
𝟔
≤ 𝜽 ≤
𝟑𝝅
𝟐
√𝟑
𝟐
𝒎 ∙ 𝒄𝒐𝒔 (𝜽 −
𝟐𝝅
𝟑
) − −→
𝟑𝝅
𝟐
≤ 𝜽 ≤
𝟏𝟏𝝅
𝟔
𝟑
𝟐
𝒎 ∙ 𝒄𝒐𝒔 (𝜽 −
𝝅
𝟐
) − −→
𝟏𝟏𝝅
𝟔
≤ 𝜽 ≤ 𝟐𝝅
 (9) 
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𝒊?̅? = 𝒔𝒊𝒏(𝜽 + 𝜶𝒗𝒊) (10) 
where 𝛼𝑣𝑖 is the phase delay between the output voltage and current at the considered load 
and m is the modulation index. 
The behavior of 𝑖?̅?𝑝(𝑡) for SPWM within a modulating period 𝑇𝑚 is shown in Fig. 2.10. In 
this case, the value of 𝛼𝑣𝑖 has been fixed to 50 degrees. One can notice that this neutral point 
current is a periodic signal with a frequency three times the fundamental one As a 
consequence, a low-frequency oscillation is induced in the neutral point voltage. The 
amplitude of these voltage oscillations are proportional to the neutral point current ripple. 
Also it can be highlighted that the RMS value of the instantaneous NP current is quite high, 
leading to high losses in the dc bus capacitors. 
𝜃 
𝑖𝑛𝑝  
 
Fig. 2.10: NP current average value within a fundamental period for SPWM with 𝛂𝐯𝐢 = 𝟓𝟎°. 
Fig. 2.11 shows the NP current behavior depending on the value of the load phase angle αvi. 
One can notice that the minimum amplitude values correspond to 𝛼𝑣𝑖 = 0° and 𝛼𝑣𝑖 = 180°, 
on the other hand the maximum occurs for 𝛼𝑣𝑖 = 90°. 
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𝜃 
𝑖𝑛𝑝 (𝜃,𝛼𝑣𝑖) 
 
Fig. 2.11 NP average current waveform within a fundamental period for SPWM at different 
values of 𝛂𝐯𝐢. 
𝛼𝑣𝑖  
Δ𝑖𝑛𝑝  
 
Fig. 2.12: NP current ripple for SPWM as a function of load phase angle 𝛂𝐯𝐢. 
Double signal PWM 
The fast-processing modulation, [14], also referred as double signal pulse width modulation 
(DSPWM), is able to completely remove low-frequency oscillations at the expenses of 
significant increase of switching losses in the converter with respect to previous section 
conventional SPWM.  
In order to preserve NP voltage balancing, the locally averaged NP current (5) must be zero, 
i.e. 
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𝒊𝒏𝒑 = 𝒅𝒂𝟎𝒊𝒂 + 𝒅𝒃𝟎𝒊𝒃 + 𝒅𝒄𝟎𝒊𝒄 = 𝟎 (11) 
If we find a value of 𝑣𝑥 such as: 
𝒗𝒂𝒏 − 𝒗𝒂𝒑 = 𝒗𝒃𝒏 − 𝒗𝒃𝒑 = 𝒗𝒄𝒏 − 𝒗𝒄𝒑 = 𝒗𝒙 (12) 
then the expression (7) would be: 
𝒊𝒏𝒑 = (𝟏 + 𝒗𝒙) ∙ ∑ 𝒊?̅?
𝒊=𝒂,𝒃,𝒄
 (13) 
Since the neutral of the load is open or is just a triangle-connected load, there is no zero 
sequence in the current. Subsequently, the sum of the output currents is always zero 
𝒊𝒂 + 𝒊𝒃 + 𝒊𝒄 = 𝟎 (14) 
hence, 𝑖𝑛𝑝 becomes equal to zero. 
The problem of maintaining the locally averaged voltages on the dc-link capacitors constant 
is reduced to find a proper value for 𝑣𝑥 in (13). An infinite number of solutions can be found; 
however, one particularly interesting solution can achieve minimum switching frequencies in 
the devices of the converter. This solution is found by forcing variables 𝑣𝑖𝑝 and 𝑣𝑖𝑛 in to be 
zero for the maximum time possible since, when these signals are zero, some of the transistors 
do not switch (none of the modulation signals cross a carrier signal). Regarding this restriction 
and relationships (1), (2), and (9), the following solution is obtained [14]: 
{
𝒗𝒊𝒑 =
𝒗𝒊 −𝒎𝒊𝒏(𝒗𝒂, 𝒗𝒃, 𝒗𝒄)  
𝟐
𝒗𝒊𝒏 =
𝒗𝒊 −𝒎𝒂𝒙(𝒗𝒂, 𝒗𝒃, 𝒗𝒄)
𝟐
 (15) 
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𝑣𝑎𝑝  
𝑣𝑎𝑛  
𝜃 
 
Fig. 2.13: Modulation signals for DSPWM. 
The modulating signals 𝑣𝑎𝑝  and 𝑣𝑎𝑛  for DSPMW are presented in Fig. 2.13 and their 
analytical expressions are the following: 
𝒗𝒂𝒑 =
{
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𝒗𝒂𝒏 =
{
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 (17) 
𝜃 
𝑖𝑛𝑝 (𝜃,𝛼𝑣𝑖) 
 
Fig. 2.14: NP average current waveform within a fundamental period for DSPWM at different 
values of 𝜶𝒗𝒊. 
The efficiency of such an approach in eliminating the low-frequency oscillations of the NP is 
clearly visible in Fig. 2.14. In fact, the amplitude of the NP current ripple is negligible on 
overall the load phase angle range. Thus, smaller dc link capacitors can be used, allowing 
significant space and cost savings, [46]. 
The implementation of the discussed modulation algorithm is straightforward and much 
easier with respect to classical space vector approaches. As previously mentioned, this 
technique has an important drawback, i.e. increasing significantly switching losses. 
Hybrid PWM 
Hybrid modulation techniques discussed hereafter try in fact to recover the part of the 
switching losses by relaxing the NP voltage oscillation constraint. In [20] the condition 
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introduced for fast-processing algorithm is applied only during certain switching periods of 
the fundamental wave, thus allowing a less efficient reduction of the NP current injection, but 
significantly reducing the number of commutations, i.e. leading to a reduction of the converter 
switching losses. 
HPWM strategy, [30] [20], is based on the clamping of one modulation signal for some time 
during the non-common intervals between DSPWM and SPWM, where 0 ≤ 𝜃 ≤
𝜋
6
  or 
5𝜋
6
≤
𝜃 ≤
7𝜋
6
 or 
11𝜋
6
≤ 𝜃 ≤ 2𝜋 in Fig. 2.13. As the modulation signals are clamped to zero for an 
additional time, switching frequency of the power switches is reduced and switching losses 
also decrease. The exact combination is chosen by a sharing variable 𝐷, which can take values 
within the interval [0; 1]. When the parameter 𝐷 takes the extreme values zero or one, the 
HPWM becomes DSPWM or SPWM, respectively. 
𝑣𝑎𝑝  
𝑣𝑎𝑛  
𝜃 
𝑚
2
 
 
Fig. 2.15: Modulation signals for HPWM with 𝐃 = 𝟎, 𝟓. 
Fig. 2.15 shows the modulating signals for the hybrid modulation. It can be seen that, when 
the modulation signal from SPWM crosses zero, the absolute value of the DSPWM 
modulation signals are exactly half the modulation index (𝑚 = amplitude of the modulation 
signals). This condition is used to determine the extension of the common interval directly 
from the instantaneous values of the modulation signals obtained from DSPWM. The 
modulation signals are compared with the value of 𝑥 = 𝐷
𝑚
2
 to determine the additional 
intervals in which these signals need to be clamped to extend SPWM patterns further.  
HPWM will be taken as a reference to evaluate the performance of the proposed interleaved 
modulation strategy. 
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𝑖𝑛𝑝  
 
Fig. 2.16: NP current average value within a fundamental period for HPWM with 𝐃 = 𝟎, 𝟓 
and.𝛂𝐯𝐢 = 𝟓𝟎°. 
The behavior of 𝑖?̅?𝑝(𝑡) for HPWM within a modulating period 𝑇𝑚 is shown in Fig. 2.16. In 
this figure, the value of 𝛼𝑣𝑖 has been fixed to 50 degrees.  
In Fig. 2.17, the neutral point current at different values of the load phase angle is presented. 
Finally, a comparison between the three described modulation, i.e. sinusoidal, fast-processing 
and hybrid, is proposed in Fig. 2.18 in terms of RMS value of the NP current. 
𝜃 
𝑖𝑛𝑝 (𝜃,𝛼𝑣𝑖) 
 
Fig. 2.17: NP average current waveform within a fundamental period for HPWM with 𝐃 =
𝟎, 𝟓 at different values of 𝛂𝐯𝐢. 
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𝛼𝑣𝑖  
𝑖𝑛𝑝𝑟𝑚𝑠  
SPWM 
HPWM 
DSPWM 
 
Fig. 2.18: NP current RMS value as a function of load phase angle 𝛂𝐯𝐢 for SPWM, DSPWM 
and HPWM with 𝐃 = 𝟎,𝟓. 
2.4.4 Optimal NP balancing regulator 
Using the DSPWM and HPWM modulation techniques, the locally averaged NP current is 
kept near zero, and consequently, the low-frequency oscillations of the NP voltage on the dc-
link capacitors are low (“AC” compensation). However, this does not imply “DC” balance 
between capacitor voltages. Indeed, if the initial voltages on the capacitors were different, 
this modulation strategy would tend to preserve imbalance because the locally averaged NP 
current is zero. This situation is even worse since dead times, different values and behaviors 
of the components, etc., can make the voltages drift slowly and without control. Moreover, 
in grid-connected applications the presence of grid faults and/or non-linear loads could 
quickly lead dc-link voltages to diverge. Thus, some compensation loop for voltage 
imbalances must be added. 
Self-balancing phenomena 
It’s well known in literature [19]-[20] that, under particular work conditions, a “self-
balancing” effect is present (Fig. 2.19). This intrinsic aspect tends to preserve “DC” balance 
between the two DC-link capacitors. Due to the slow dynamic and the low effectiveness at 
some work condition, it is desirable to use a control loop for the neutral-point voltage. 
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Fig. 2.19: Self-balancing effect in SPWM 
In this section, three different control loops have been studied and compared in order to select 
the best solution to apply to the considered application: a “simple compensator” [14], an 
“exact compensator” [16] and a “dynamic compensator” [17]. 
Simple compensator 
This type of controller synthesizes a 𝑣𝑖_𝑜𝑓𝑓 signal to be directly summed to the modulating 
signals in (2). By the known of the phase-current signs and the NP displacement, it is possible 
to calculate the right value that, added to the modulating signals, leads to compensation of  
the NP voltage. This off-set signal is given by the following expression: 
𝒗𝒊_𝒐𝒇𝒇 = 𝒌𝒑|𝜟𝑽𝒄|𝒔𝒊𝒈𝒏(𝜟𝑽𝒄𝒊𝒊)𝒔𝒊𝒈𝒏(𝒗𝒊𝒑 − 𝒗𝒊𝒏 − 𝟏) (18) 
Simulations have been demonstrated that with this “simple compensator” it is not possible to 
stabilize the N-P in all power and PF conditions. The control loop dynamic and stability is 
strongly affected by the value of the parameter 𝑘𝑝. 
Exact compensator 
The second regulator, named “exact compensator” tries to exactly compensate the voltage 
imbalance every period of switching, representing an improvement of the previous one. The 
controller, first presented in [16], allows to estimate the proper offset to apply to the 
modulation signals in order to achieve good voltage-balancing performance. The algorithm 
takes into account the main system variables as the phase currents, the switching frequency, 
the bus-capacitor values and the NP voltage. The sign of the offset value is fixed by the term 
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−sign(ΔVcii) .“Exact” compensator has the best dynamic but it introduces more ripple, 
waveform quality deterioration and more algorithm complexity. 
Dynamic compensator 
This compensator is very easy to realize and has good performances in all conditions. As 
shown in Fig. 2.20, a PI regulator controls the voltage difference between the two capacitors 
∆Vc by generating a proper value k to multiply to the modulating signals: 
{
𝒗𝒊𝒑
∗ = 𝒗𝒊𝒑 ∙ 𝟐𝒌
𝒗𝒊𝒏
∗ = 𝒗𝒊𝒑 ∙ 𝟐 ∙ (𝟏 − 𝒌)
 (19) 
Since the factor 𝑘 decides the duty cycle of the switches in the converter, the output of the PI 
controller should be limited. In fact, the reference phase voltages for upper carrier should be 
between 0 and 𝑣𝑑𝑐 and the reference phase voltage for lower carrier should be between 0 and 
−𝑣𝑑𝑐 to ensure the PWM operation in the linear range. The maximum and minimum limits 
of the PI controller output are given by 𝑘𝑚𝑎𝑥 and 𝑘𝑚𝑖𝑛. The controller limit expressions [17] 
is: 
{
 
 
 
 𝒌𝒎𝒂𝒙 = 𝒎𝒊𝒏(
𝒎
𝒗𝒎𝒂𝒙
𝒑𝒖
− 𝒗𝒎𝒊𝒏
𝒑𝒖 , 𝟏)
𝒌𝒎𝒊𝒏 = 𝒎𝒂𝒙(𝟏 −
𝒎
𝒗𝒎𝒂𝒙
𝒑𝒖
− 𝒗𝒎𝒊𝒏
𝒑𝒖 , 𝟎)
 (20) 
where 𝑘𝑚𝑎𝑥  and 𝑘𝑚𝑖𝑛  are function of the modulation index 𝑚 and 𝑣𝑚𝑎𝑥
𝑝𝑢
 and 𝑣𝑚𝑖𝑛
𝑝𝑢
 are the 
instantaneous values per unit. The control loop has a specific dynamic given by the choice of 
the PI parameters. In steady-state conditions, 𝑘 is equal to 0,5 and consequently 𝑣𝑖𝑝
∗ = 𝑣𝑖𝑝 
and 𝑣𝑖𝑛
∗ = 𝑣𝑖𝑛. 
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Fig. 2.20: Neutral-point control scheme for the HPWM. 
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2.4.5 Comparison between CBM and SVM 
Extensive simulation have been performed in order to highlight the specific features of each 
method and provide a quantitative comparison test bench. Hereafter, the basic issues will be 
considered and compared among considered modulation strategies for the grid-connected 3-
level NPC inverter [30]. 
Neutral-point “AC” ripple  
A preliminary qualitative discussion of the considered modulation techniques performance 
highlights that the adoption of DSPWM and HPWM techniques provides a lower low-
frequency ripple of the neutral point. This fact means that the waveform quality of the output 
voltage could be improved and smaller dc-link  capacitors could be used, saving cost and 
space to realize the inverter module. 
Neutral-point “DC” balance control 
In Fig. 2.22 the response of the bus capacitor control loop over imbalance conditions of the 
capacitor voltages is represented for the HPWM with 𝐷 = 0.4 and for the SVM (Fig. 2.23). 
Initially, the voltage of the two DC-link capacitors are different (5% of unbalance); then, at 
𝑡 = 0.06𝑠 a fixed load is introduced as a disturbance. Finally, at 𝑡 = 0.12𝑠 the three-phase 
symmetric load is changed with a non-symmetric one. As it can be seen, SVM has a quicker 
dynamic response but a higher value of ripple. 
The dc balancing capabilities are on the other hand difficult to obtain with standard 
techniques. In the case of hybrid modulation two different unbalance controllers, namely 
“exact” and “dynamic” have been considered. The former provides very high dynamical 
balancing but raises the low-frequency ripple. The latter is less fast but it provides definitively 
a lower ripple. Finally the behavior of the different techniques has been compared in zero 
power factor conditions, showing an unstable behavior of the dynamic compensator. 
"Digital Control of Power Converter and Drives for Hybrid Traction and Wireless 
Charging" ALESSANDRO PEVERE, April 2015 
 
32 Industrial and Information Engineering PhD Programme 
 
Fig. 2.21: Bus capacitor voltages for the H-PWM. 
 
 
Fig. 2.22: Bus capacitor voltages for the NTV SV-PWM. 
Number of commutations 
Normally, total power losses can be divided into two main  parts: switching losses and 
conduction losses. The critical parameter is clearly represented by switching losses since 
different modulation techniques introduce different number of switches. In this subsection, 
losses have been estimated by evaluating the number of switches inside a modulation period. 
A comparison of the considered modulation strategies in terms of number of commutations, 
is reported in Table IV. In particular, number of switches normalized 𝑠𝑛 with respect to the 
SPWM commutations have been considered, in order to highlight the percentage increase or 
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decrease of a modulation strategy to the common used standard sinusoidal one. The 5-
segment NTV SMS produces the best switching losses performance because every 
modulation cycle one phase is clamped. Furthermore, with HPWM commutation losses can 
be reduced with respect to DSPWM by acting with 𝐷 parameter.  
Tab. 2.3 Switching losses comparison 
MODULATION 
TECHNIQUE 
Normalized number 
of switches𝒔𝒏 
THI-PWM 1 
DS-PWM 1,31 
H-PWM (D=0.4) 1,18 
5-Segment NTV 0,78 
Symmetric NTV 1,05 
Harmonic distortion 
In grid-connected applications the output waveform (current and voltage) quality becomes 
very important in order to stay inside regulation limits. The Total-Harmonic-Distortion 
(THD) allows to evaluate how close the considered waveform is with respect to the 
fundamental component. This parameter is defined as: 
𝑻𝑯𝑫 =
√∑ 𝑽𝒏𝟐
+∞
𝒏=𝟐
𝑽𝟏
 (21) 
Another harmonic distortion meter, named Weighted-THD WTHD),  can be used instead of 
THD. This parameter “weights” the harmonic amplitude with the harmonic order as follows: 
𝑾𝑻𝑯𝑫 =
√∑ (
𝑽𝒏
𝒏
)
𝟐
+∞
𝒏=𝟐
𝑽𝟏
 
(22) 
In Tab. 2.4, a comparison of the considered modulation strategies in term of line-to-line 
voltage and phase-current WTHD (up to 48-th harmonic) is presented. All techniques present 
limited harmonic distortion, in accordance with grid-injection regulations. The best harmonic 
content is provided by the SVM. 
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Tab. 2.4 Voltage and current WTHD comparison 
MODULATION 
TECHNIQUE 
WTHD 
VOLTAGE [%] 
WTHD 
CURRENT[%] 
THI-PWM 0,269 0,119 
DS-PWM 0,310 0,232 
H-PWM (D=0.4) 0,290 0,212 
5-Segment NTV 0,182 0,163 
Symmetric NTV 0,136 0,145 
Modulation algorithm complexity 
The carrier-based algorithms can be easily implemented with respect to the more complex 
algorithm required by space vector modulation. In DSP-based applications, if the modulation 
needs less cycle-time to be implemented, the remaining part of control period can be used for 
other tasks. Instead, speaking about neutral-point balance control loops, the so called “exact” 
compensator presents higher complexity, while the “dynamic” regulator is based on a simple 
PI. In future work, more details about algorithm complexity will be proposed comparing 
computing-time for all techniques. 
NP balancer stability with LCL filter 
When the NPC inverter is applied as an interface between a DC source (e.g. a PV system) 
and the AC-grid network, it is frequently necessary to put a filter between the converter and 
the grid in order to cut out the high frequency harmonics. Some of the considered techniques, 
especially the space-vector based ones, introduce instability in the neutral-point balancing 
mechanism (Fig. 2.23). Since the current sense, made before the filter, appears quite noisy 
and the redundant vector choice, used in SVM balancing algorithm, is based on the current 
sign, the control system could show instability. The LCL filter, considered in simulation, has 
the following parameters: inverter-side inductance 𝐿1 = 1,3 𝑚𝐻, grid-side inductance 𝐿2 =
50 𝜇𝐻, filter capacitance 𝐶1 = 12 𝜇𝐹. 
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Fig. 2.23: Five-segment NTV SVM N-P ripple without (upper) and with (lower) LCL filter. 
Grid-faults simulation 
In Fig. 2.24, the behavior of the NPC inverter based on HPWM modulation technique assisted 
with “dynamic” NP balancer, under different possible grid-fault conditions, is shown. 
Simulations have been performed following CEI 0-21 Italian regulation [49]. For example, 
from 0,20 𝑠 ≤ 𝑡 < 0,30 a symmetric three-phase fault (nominal voltage reduction for all 
phases) is introduced; instead, from 0,40 𝑠 ≤ 𝑡 < 0,50 an asymmetric two-phase fault in MT 
(amplitude reduction for one phase and phase voltage relation variation) is simulated; finally 
from 0,60 𝑠 ≤ 𝑡 < 0,80 an asymmetric two-phase fault in BT (nominal voltage reduction for 
two phases) is represented. 
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Fig. 2.24: HPWM technique with “dynamic” balancer under grid-faults. 
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2.5 Analytical approach for power device loss estimation 
In this section, a general analytical approach for the calculation of conduction and switching 
losses will be proposed, emphasizing the role of the modulation strategy and taking also into 
account datasheet characteristics of the power devices and as a function of temperature [48]. 
Semiconductor losses are typically the sum of the individual IGBT’s and free-wheeling 
diode’s losses. In a 3-level NPC inverter, even clamping diode’s losses have to be considered. 
The main types of losses introduced by power electronic devices are conduction losses and 
switching losses. Other types, as snubber losses, blocking losses or gate driving losses, 
usually can be neglected. Switching losses are directly associated with the switching 
frequency, therefore they usually play a big role in converter efficiency evaluation. 
2.5.1 Conduction Losses 
The conduction losses of the IGBTs are obtained from the linearization of the static 
characteristics of the power switches, extrapolated from device datasheet. The output 
characteristic of the IGBTs typically describes the relationship between voltage drop vF0 and 
collector current iF, as shown in Fig. 2.25.  
 
Fig. 2.25: Typical output characteristic from a device manufacturer datasheet. 
This non-linear dependency in the on-state of the power switch is modeled by a linear model 
having an ideal voltage source and a series resistor, i.e. 
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𝑷𝒄𝒐𝒏𝒅(𝒕) = 𝑽𝑭𝟎 ∙ 𝒊𝑭(𝒕) + 𝑹𝒐𝒏 ∙ 𝒊𝑭
𝟐(𝒕) (23) 
where 𝑉𝐹0  is the no-current collector-emitter voltage saturation voltage, 𝑅𝑜𝑛  is the 
differential resistance of the output characteristics, iF is the forward current flowing through 
the device. 
Thus, the expression of the conduction losses can be approximated by a second-order 
polynomial fitting curve: 
𝑷𝒄𝒐𝒏𝒅 = 𝒄 ∙ 𝒊𝑭 + 𝒅 ∙ 𝒊𝑭
𝟐 (24) 
in which the coefficients 𝑐 and 𝑑 are calculated from the experimental curve. 
To describe the temperature dependency of the curve, these coefficients can be made 
temperature-dependent. Normally, datasheets report two characteristics at different operating 
temperatures T, resulting in a first-order approximation: 
{
𝒄(𝑻) = 𝒄𝟎 + 𝒄𝟏 ∙ 𝑻 𝒅(𝑻) = 𝒅𝟎 + 𝒅𝟏 ∙ 𝑻
𝑷𝒄𝒐𝒏𝒅(𝒕, 𝑻) = (𝒄𝟎 + 𝒄𝟏 ∙ 𝑻) ∙ 𝒊𝑭(𝒕) + (𝒅𝟎 + 𝒅𝟏 ∙ 𝑻) ∙ 𝒊𝑭
𝟐(𝒕)
 (25) 
A similar approach can be utilized for free-wheeling and clamping diodes. 
Now, due to conduction loss dependency on the modulating function, the average conduction 
losses during a modulating period 𝑇𝑚 can be calculated as follows: 
〈𝑷𝒄𝒐𝒏𝒅(𝒕)〉𝑻𝒎 =
𝟏
𝑻𝒎
∫ (𝑽𝑭𝟎 + 𝑹𝒐𝒏𝒊𝑭(𝒕))𝒊𝑭(𝒕)
𝑻𝒎
𝟎
𝒅𝒕 (26) 
Splitting eq. (26) into two integrals, the conduction losses term can be rewritten as: 
〈𝑷𝒄𝒐𝒏𝒅(𝒕, 𝑻)〉𝑻𝒎 = 𝑽𝑭𝟎
𝟏
𝑻𝒎
∫ 𝒊𝑭(𝒕)
𝑻𝒎
𝟎
𝒅𝒕 + 𝑹𝒐𝒏
𝟏
𝑻𝒎
∫ 𝒊𝑭
𝟐(𝒕)
𝑻𝒎
𝟎
𝒅𝒕
= 𝑽𝑭𝟎𝑰𝑭
𝒂𝒗𝒈
+ 𝑹𝒐𝒏(𝑰𝑭
𝒓𝒎𝒔)𝟐 
(27) 
in which 𝐼𝐹
𝑎𝑣𝑔
 is the average value of current within a modulating period, whereas 𝐼𝐹
𝑟𝑚𝑠 is its 
root mean square value. These values are strongly affected by the modulation technique, the 
modulation index 𝑀  and the power factor 𝑃𝐹 . Furthermore, they present different 
expressions for the IGBT, the freewheeling diodes and the clamping diodes. 
Assuming that the load current is purely sinusoidal and resistive-inductive load is considered 
with a power factor angle 𝜑, the load current can be expressed as: 
𝒊𝑳(𝒕) = 𝑰𝑭
𝒎𝒂𝒙 𝒔𝒊𝒏(𝝎𝒕 − 𝝋) (28) 
"Digital Control of Power Converter and Drives for Hybrid Traction and Wireless 
Charging" ALESSANDRO PEVERE, April 2015 
 
Department of Electrical, Management and Mechanical Engineering, University of Udine
   39 
Current flowing through, for example, transistor 𝑇1 is discontinuous and its average value 
during a switching period 𝑇𝑠𝑤 is: 
〈𝒊𝑻𝟏(𝒕)〉𝑻𝒔𝒘 = 𝒅𝑻𝟏(𝒕)𝒊𝑳(𝒕) (29) 
where 𝑖𝐿(𝑡) is the mean current value and 𝑑𝑇1(𝑡) is the duty-cycle function during a single 
switching period for the outer upper transistor 𝑇1 of a single NPC leg. 
Until now, the conduction loss derivation is independent of the adopted modulation strategy. 
If pure sinusoidal modulation is considered, the duty-cycle function in (29) is: 
𝒅𝑻𝟏(𝒕) = {
𝑴𝒔𝒊𝒏(𝝎𝒎𝒕)
𝟎 
𝝋 < 𝝎𝒎𝒕 < 𝝅
𝝅 < 𝝎𝒎𝒕 < 𝟐𝝅 + 𝝋
 (30) 
Average and root mean square values of current during a modulating period in (27) for 𝑇1 
are: 
𝑰𝑻𝟏
𝒂𝒗𝒈
=
𝟏
𝟐𝝅
∫ 𝒅𝑻𝟏(𝜶)
𝟐𝝅
𝟎
𝒊𝑳(𝜶)𝒅𝜶 =
𝑴 ∙ 𝑰𝑻𝟏
𝒎𝒂𝒙
𝟒𝝅
[(𝝅 − 𝝋)𝑷𝑭+ 𝒔𝒊𝒏𝝋] (31) 
(𝑰𝑻𝟏
𝒓𝒎𝒔)𝟐 =
𝟏
𝟐𝝅
∫ 𝒅𝑻𝟏(𝜶)
𝟐𝝅
𝟎
𝒊𝑳(𝜶)
𝟐𝒅𝜶 =
𝑴 ∙ (𝑰𝑻𝟏
𝒎𝒂𝒙)𝟐
𝟔𝝅
(𝟏 + 𝐜𝐨𝐬𝝋)𝟐 (32) 
Thus, the outer IGBT T1conductionlossexpressionis the following: 
〈𝑷𝒄𝒐𝒏𝒅(𝒕)〉𝑻𝒎 =
𝑴 ∙ 𝑰𝑻𝟏
𝒎𝒂𝒙
𝟏𝟐𝝅
{𝟑𝑽𝑭𝟎[(𝝅 − 𝝋)𝑷𝑭+ 𝒔𝒊𝒏𝝋]
+ 𝟐𝑹𝒐𝒏𝑰𝑻𝟏
𝒎𝒂𝒙(𝟏 + 𝒄𝒐𝒔𝝋)𝟐} 
(33) 
Similarly, conduction loss values for the other transistors and diodes can be calculated, 
obtaining the expressions reported in Tab. 2.5. 
Tab. 2.5 Integrals for pure SPWM 
 𝐝(𝐭) 𝐈𝐅
𝐚𝐯𝐠
/𝐈𝐅
𝐦𝐚𝐱 
(𝐈𝐅
𝐫𝐦𝐬)𝟐
/(𝐈𝐅
𝐦𝐚𝐱)𝟐 
𝐓𝟏 {
M sin(ωmt)
0 
φ < ωmt < 𝜋
π < ωmt < 2𝜋 + 𝜑
 
M
2
[(π − φ) cos(φ)
+ sin(φ)  ] 
M
3
[1
+ cos(φ)]2 
𝐓𝟐 {
1
1 − |M sin(ωmt)|
0
φ < ωmt < 𝜋
π < ωmt < 𝜋 + 𝜑
φ+ π < ωmt < 2𝜋 + 𝜑
 
2 +
M
2
[φcos(φ)
− sin(φ)] 
π
2
−
M
3
[1
− cos(φ)]2 
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D5 {
1 − |M sin(ωmt)|
1 − |M sin(ωmt − π)|
0
φ < ωmt < 𝜋
π < ωmt < 𝜋 + 𝜑
φ+ π < ωmt < 2𝜋 + 𝜑
 
2
+
M
2
[(2π − φ)cos(φ)
− 2 sin(φ)] 
π
2
−
2M
3
[1
+ cos(φ)]2 
𝑫𝟏,𝟐 {
𝑀 sin(𝜔𝑚𝑡)
0 
0 < 𝜔𝑚𝑡 < 𝜑
𝜑 < 𝜔𝑚𝑡 < 2𝜋
 
𝑀
2
[−φcos(φ) + sin(φ)] 
𝑀
3
[1
− cos(φ)]2 
Using SPWM with third harmonic injection, the duty-cycle functions change into: 
𝒅𝑻𝟏(𝒕)
= {
𝑴(𝒔𝒊𝒏𝝎𝒎𝒕 −
𝟑√𝟑
𝟒𝝅
∑
𝟏
(𝟑𝒓 + 𝟏)(𝟑𝒓 + 𝟐)
𝒔𝒊𝒏[𝟑(𝟐𝒓 + 𝟏)𝝎𝒎𝒕]
∞
𝒓=𝟎
) 𝝋 < 𝝎𝒎𝒕 < 𝝅
𝟎 𝝅 < 𝝎𝒎𝒕 < 𝟐𝝅 +𝝋
 
(34) 
Evaluating the corresponding 𝐼𝑇1
𝑎𝑣𝑔
 and (𝐼𝑇1
𝑟𝑚𝑠)2 , it can be demonstrated that the term 
introduced by third harmonic is negligible with respect the pure sinusoidal one. 
 
Fig. 2.26: Hybrid positive modulating signal (red) and current sinusoidal waveform (green). 
Now, writing equations (31) and (32) for hybrid modulation (HPWM of Section 2.4.3) 
implies to evaluate the integral of the product between the modulating signal and the phase 
current. This product is non-zero for transistor T1only when both current (green curve in Fig. 
2.26) and modulating signal (red curve) are positive. 
𝑰𝑻𝟏
𝒂𝒗𝒈
=
𝟏
𝟐𝝅
∫ 𝒅𝑻𝟏(𝜶)
𝝅+𝑫
𝝅
𝟔
𝝋
𝒊𝑳(𝜶)𝒅𝜶 (35) 
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For each interval delimited by a dotted line in Fig. 2.26, the duty cycle can be expressed by 
a different analytical function and the integral have different integration bounds: e.g. the 
interval α ∈ [
π
6
;
π
2
] can approximated with the function cos(θ − π 6⁄ ), and the interval α ∈
[
5π
6
; π −
Dπ
6
]with √3cos(θ).Therefore, equation (35) can be split into the following terms: 
𝑰𝑻𝟏
𝒂𝒗𝒈
=
𝟏
𝟐𝝅
∫ (∙)𝒅𝜶
𝝅
𝟐
𝝋
+∫ (∙)𝒅𝜶
𝟓𝝅
𝟔
𝝅
𝟐
+∫ (∙)𝒅𝜶
𝝅−𝑫
𝝅
𝟔
𝟓𝝅
𝟔
+∫ (∙)𝒅𝜶
𝝅+𝑫
𝝅
𝟔
𝝅−𝑫
𝝅
𝟔
 (36) 
in which the last two terms clearly depends on the hybridization factor 𝐷. Also the power 
factor affects the number and type of terms that are present in integral function. Solution of 
equation (36) is quite complex and it has not been reported in this dissertation. 
2.5.2 Switching Losses 
Switching losses are generated during the turn-on and turn-off switching process of the power 
devices. Voltages and currents can assume relevant values simultaneously, thus reaching high 
instantaneous power levels. Switching losses are proportional to the switching frequency, 
becoming absolutely predominant with respect to conduction losses in high frequency 
applications. Hereafter, an analytical expression for the switching losses in NPC inverters 
will be calculated in the case of the considered modulation strategies. 
The characteristic curves of the energy losses as a function of the current, blocking voltage, 
the junction temperature, gate resistor and the wiring stray inductance are reported on the data 
sheets of power devices, as shown in Fig. 2.27. 
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Fig. 2.27: Typical switching energy characteristic from a device manufacturer datasheet. 
These experimental curves can be easily approximated by sampling and interpolating with a 
second order equation. 
The adopted expression used to calculate the mean value of the switching losses for transistor 
𝑇1 within a switching period 𝑇𝑠𝑤 is: 
〈𝑷𝒔𝒘(𝒕)〉𝑻𝒔𝒘 =
𝟏
𝑻𝒔𝒘
[𝑬𝒐𝒏(𝑰𝑭
𝒓𝒆𝒇, 𝑽𝑶𝑭𝑭
𝒓𝒆𝒇)
+ 𝑬𝒐𝒇𝒇(𝑰𝑭
𝒓𝒆𝒇, 𝑽𝑶𝑭𝑭
𝒓𝒆𝒇)]
𝒊𝑭(𝒕) ∙ 𝒗𝑶𝑭𝑭
𝑰𝑭
𝒓𝒆𝒇 ∙ 𝑽𝑶𝑭𝑭
𝒓𝒆𝒇
 
(37) 
where 𝐸𝑜𝑛  and 𝐸𝑜𝑓𝑓  are the energy dissipated during the turn on and turn off processes, 
respectively. These values are given for a certain forward current 𝐼𝐹
𝑟𝑒𝑓 and blocking voltage 
𝑉𝑂𝐹𝐹
𝑟𝑒𝑓 (𝑖𝐹(𝑡) is the current flowing through the device and 𝑣𝑂𝐹𝐹 is its blocking voltage). 
Equation (37) assumes a proportional relationship between energy and both current and 
voltage, as normally done. 
The average switching losses during a modulation period 𝑇𝑚 are given by: 
〈𝑷𝒔𝒘〉𝑻𝒎 =
𝟏
𝒏
∑{
𝟏
𝑻𝒔𝒘
[𝑬𝒐𝒏(𝑰𝑭
𝒓𝒆𝒇, 𝑽𝑶𝑭𝑭
𝒓𝒆𝒇)
𝒏
𝒋=𝟏
+ 𝑬𝒐𝒇𝒇(𝑰𝑭
𝒓𝒆𝒇, 𝑽𝑶𝑭𝑭
𝒓𝒆𝒇)]
𝒊𝑭(𝒋𝑻𝒔𝒘) ∙ 𝒗𝑶𝑭𝑭
𝑰𝑭
𝒓𝒆𝒇 ∙ 𝑽𝑶𝑭𝑭
𝒓𝒆𝒇 } 
(38) 
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in which 𝑛  is the number of commutations within the period and conducted current is 
evaluated within each switching period, i.e. 𝑖𝐹(𝑗𝑇𝑠𝑤), thus considering only average current 
value and neglecting the superimposed ripple. 
〈𝑷𝒔𝒘〉𝑻𝒎 = 𝒇𝒔𝒘(𝑬
𝒐𝒏 + 𝑬𝒐𝒇𝒇)
𝒗𝑶𝑭𝑭
𝑰𝑭
𝒓𝒆𝒇 ∙ 𝑽𝑶𝑭𝑭
𝒓𝒆𝒇
∙
𝟏
𝒏
∑𝒊𝑭(𝒋𝑻𝒔𝒘)
𝒏
𝒋=𝟏
 (39) 
If the frequency ratio between switching and modulating frequencies is sufficiently high, the 
discrete summation can be approximated by a continuous time integral: 
𝟏
𝒏
∑𝒊𝑭𝒋
𝒏
𝒋=𝟏
≈
𝟏
𝟐𝝅
∫ 𝒊𝑻/𝑫(𝝎𝒎𝒕)𝒅𝝎𝒎𝒕
𝟐𝝅
𝟎
 (40) 
and the average value of the switching losses can be calculated in closed form. 
〈𝑷𝒔𝒘〉𝑻𝒎 = 𝒇𝒔𝒘(𝑬
𝒐𝒏 + 𝑬𝒐𝒇𝒇)
𝒗𝑶𝑭𝑭
𝑰𝑭
𝒓𝒆𝒇 ∙ 𝑽𝑶𝑭𝑭
𝒓𝒆𝒇
∙
𝟏
𝟐𝝅
∫ 𝒊𝑳(𝜶)𝒅𝜶
𝜶𝟐
𝜶𝟏
 (41) 
where 𝛼1  and 𝛼2  depend on the considered device of the NPC half-leg (𝛼2 − 𝛼1) is the 
interval in which the load current flows through the considered device). 
In the case of sinusoidal modulation, the outcome of the integrals in (41) for the inverter half 
leg devices (𝑇1, 𝑇2, 𝐷1, 𝐷2, 𝐷5) has been reported in Tab. 2.6. 
Tab. 2.6 Switching integrals for pure SPWM 
Device 𝛂𝟏, 𝛂𝟐 ∫… 
𝐓𝟏 φ,π 1 + cos (φ) 
𝐓𝟐 π,π + φ 1 − cos (φ) 
𝐃𝟓 φ,π + φ 2 
𝐃𝟏 − 𝐃𝟐 0,φ 1 − cos (φ) 
In Fig. 2.32, the switching loss distribution over these devices is presented as a function of 
the load phase angle 𝜑. One can notice that, if 𝜑 = 0, only 𝑇1  and 𝐷5  are switching and 
consequently they have non-zero switching losses. As the load phase angle increases, losses 
associated with 𝑇1, 𝐷2 and 𝐷2 are becoming significant. 
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Fig. 2.28: Losses distribution for SPWM. 
On the other hand, in the case of hybrid modulation, the current is not flowing in the top 
switch for the whole half-period of the modulating waveform, as the clamping interval 
[π + D
π
6
 ;
7π
6
] has been introduced, as shown in Fig. 2.26. Depending on the value of φ, the 
continuous time integrals in (41) follow the expressions reported in Tab. 2.7. 
In Fig. 2.29, the switching loss distribution over these devices is presented as a function of 
the load phase angle 𝜑. In this case, if 𝜑 = 0, all devices are switching and consequently they 
have non-zero switching losses. As well as the sinusoidal case, when the load phase angle 
increases, losses are becoming larger. The 3D map of Fig. 2.30 shows the normalized (with 
respect to SPWM case) switching losses as a function of both hybrid factor and phase angle. 
Two main aspects are well highlighted by Fig. 2.30, i.e. switching losses increase 
significantly with 𝐷 and there is a peak in correspondence of phase angle 𝜑 =
𝜋
2
, confirming 
analytical study of Section 2.4.3. 
Tab. 2.7 Switching integrals for pure HPWM 
Device 𝜶𝟏, 𝜶𝟐 ∫… 
𝑻𝟏 
𝐷
𝜋
6
< 𝜑 < 𝜋 − 𝐷
𝜋
6
 φ,𝜋 + 𝐷
𝜋
6
 1 + cos (𝐷
𝜋
6
− φ) 
𝜑 < 𝐷
𝜋
6
 φ,𝜋 + φ 2 
𝑻𝟐 𝐷
𝜋
6
< 𝜑 < 𝜋 − 𝐷
𝜋
6
 
𝜋 − 𝐷
𝜋
6
, 𝜋 +
φ 
1 − cos (𝐷
𝜋
6
+ φ) 
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𝜑 < 𝐷
𝜋
6
 
φ,𝐷
𝜋
6
 and 
𝜋 − 𝐷
𝜋
6
, 𝜋 +
φ 
2 − cos (𝐷
𝜋
6
+ φ) − cos (𝐷
𝜋
6
− φ) 
𝑫𝟓 φ,𝜋 + φ 2 
𝑫𝟏/𝑫𝟐 −𝐷
𝜋
6
,φ 1 − cos (𝐷
𝜋
6
+ φ) 
 
Fig. 2.29: Losses distribution for HPWM. 
 
Fig. 2.30: Normalized switching losses as a function of hybrid factor and phase angle. 
2.5.3 Simulations 
A simulation model of the three-phase three-level neutral-point-clamped inverter has been 
implemented in a standalone PLECS tool. Thermal description of power switches are also 
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embedded in the model in order to characterize losses under different operating conditions. 
Complete list of model parameters can be found in Tab. 7.2 of Appendix. 
In Fig. 2.31 main waveforms of the modulation are drawn, namely output phase current, 
modulating signals and output leg voltage in the case of a symmetric three-phase grid. HPWM 
with D = 0.5 is considered, as can be noticed from the shape of the modulating signals. 
Power losses, both conduction and switching, are represented in Fig. 2.32 as a function of the 
modulation index and the power factor of the load. Switching losses are roughly linear with 
respect to modulation index (as expected) and increase as the power factor decreases, due to 
the higher contribution of the diode losses. Conduction losses are slightly affected by 
modulation index, following a quadratic law, and increase with the power factor.  
Fig. 2.33 shows the value of the weighted total-harmonic-distortion (WTHD) as a function 
of the modulation index and the power factor of the load. WTHD is particularly important 
due to EMI current harmonics regulations for grid connected devices. Peak values of WTHD 
are limited to less than 1.5%, decrease as a function of the modulation index and increase 
with power factor. 
Finally in Fig. 2.34 the neutral point peak-to-peak voltage oscillation is drawn in steady-state 
and symmetric load conditions. 
 
Fig. 2.31: Current, modulating signals and voltage for HPWM with 𝐃 = 𝟎. 𝟓 
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Fig. 2.32: Switching and conduction losses (HPWM,𝐃 = 𝟎. 𝟓). 
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Fig. 2.33: Weighted total-harmonic-distortion of output current (HPWM, 𝑫=0.5). 
 
Fig. 2.34: Neutral-point peak-to-peak voltage ripple at steady-state (HPWM, 𝑫=0.5). 
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2.6 Proposed modulation techniques 
2.6.1 Discontinuous-hybrid modulation (DHPWM) 
Discontinuous modulation 
The main idea of discontinuous PWM is to substantially reduce switching losses by clamping 
one phase every 60° of the fundamental wave during the maximum/minimum value of the 
phase current. This objective could be easily achieved by utilizing a proper type of zero 
sequence signal injection on standard sinusoidal modulating signals. In [24], a generalized 
discontinuous PWM modulation method with superior high modulation operating range 
performances is developed for three phase two level inverter. The Discontinuous algorithm 
is applied for a three phase three level neutral point clamped inverter in [29] and [37]. 
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vc
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+
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va_d
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Fig. 2.35: Generation of discontinuous modulation signals. 
As shown in Fig. 2.35, a zero sequence computing block calculates the signal to inject into 
every reference to obtain the desired discontinuous modulation signals. In Fig. 2.36, the 
discontinuous modulating signal for one of the three legs is shown. For a certain amount of 
the fundamental period, the PWM modulation of each phase is halted and the output voltage 
is clamped to the positive or negative DC-link. Since the clamping interval is one third of the 
fundamental period (i.e. 120°), this modulation reduces the average switching frequency by 
33%. Consequently, it will provide a sensible reduction of switching losses.  
Depending on the phase angle between the output voltage and current, the clamping zone 
midpoint can be shifted in order to align the non-commutating zones to the peaks of the 
current.  
As a drawback the neutral-point ripple is higher as compared to the standard sinusoidal 
modulation and the control of the DC value of the NP voltage with the injection of a simple 
common mode value has limited effect. 
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Fig. 2.36: Modulation signal for the DPWM with 𝛄 = 𝟎. 
DHPWM concept 
Reduction of the switching losses is frequently achieved by the adoption of discontinuous 
modulation schemes, where the PWM modulation of each phase is halted and the output 
voltage is clamped to the positive or negative DC-link for a certain amount of the fundamental 
period. If the clamping intervals are properly chosen, the switching losses are reduced and 
better harmonic characteristics are obtained at a high modulation index as compared to 
CBPWM. 
A new discontinuous hybrid modulation (DHPWM) technique is described here, obtained by 
combining discontinuous (DPWM) and hybrid (HPWM) pulse width modulations [38]. By 
sharing the advantages of both techniques a reduction of switching and conduction losses is 
obtained, control of the low frequency component of NP ripple is maintained and an 
additional degree of freedom for its active control is theoretically available. 
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Fig. 2.37: General scheme of discontinuous-hybrid algorithm. 
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Fig. 2.37 shows the modulation scheme for DHPWM. The three sinusoidal phase voltage 
references (i.e. va, vb, vc), represent the input to the hybrid modulation block, together with 
the hybrid factor D. The outputs of this block are the positive and negative modulating signals 
vip_h  and vin_h  ( i = a, b, c ), as calculated in (2). The two outputs are passed to the 
discontinuous block where two proper signals (i.e. vp_zs  and vn_zs), are generated by the 
discontinuous algorithm, which determines when the clamping has to performed. These 
positive and negative zero-sequence values are added to the hybrid signals in order to perform 
a proper clamping of the output voltage. The output signals from the discontinuous algorithm 
are: 
{
𝒗𝒊𝒑_𝑫𝑯 = 𝒗𝒊𝒑_𝒉 + 𝒗𝒑_𝒛𝒔
𝒗𝒊𝒑_𝑫𝑯 = 𝒗𝒊𝒏_𝒉 + 𝒗𝒏_𝒛𝒔
 (42) 
As shown in Fig. 2.38, the zero sequence signals vp_zs and vn_zs are a third harmonics of the 
fundamental frequency, not affecting the phase voltage of the load. 
 
Fig. 2.38: Positive and negative zero sequence signals𝒗𝒑_𝒛𝒔 and 𝒗𝒏_𝒛𝒔. 
The discontinuous block has two important input parameters: angles γ and θ. The first one is 
used to shift the clamping zone midpoint in order to align the non-commutating zones to the 
peaks of the current, thus reducing its impact on the switching losses. Its value should 
therefore be online adapted as a function of the load power factor. 
The second parameter, i.e. θ, allows to change the width of the clamping zone and can be 
usefully employed to control the neutral point voltage, [37]. A combined control can be in 
fact performed by regulating the value of θ and by a proper additional common mode voltage, 
as it will be discussed in the next section. 
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Resulting modulating signals of this two techniques are shown in Fig. 2.39. One can notice 
that, even if the obtained signals are highly discontinuous, the phase voltage continue to be 
sinusoidal as only common mode voltage is added. 
 
Fig. 2.39: Modulation signals for discontinuous hybrid modulation (solid line) and hybrid 
(dotted line) (both with 𝑫 = 𝟎. 𝟓). 
Simulation results 
A simulation model of an NPC 3-level three-phase converter driving a passive RL load has 
been implemented in the standalone PLECS tool, including conduction and switching loss 
models of the power devices. DHPWM as well as standard SPWM and HPWM techniques 
have been compared by taking into account overall losses, neutral point voltage ripple and 
injected current into DC-link capacitance. The same model has been tested with a permanent 
magnet synchronous motor to provide a preliminary investigation, as experimental results are 
obtained with such a load. 
Simulation and load parameters are reported in Tab. 7.3 of Appendix. With the considered 
passive load and the nominal feeding frequency, the phase delay between voltage and current 
is about π/6, thus allowing to fix the parameter γ entering into the discontinuous block. The 
modulating signals in this case are shown in Fig. 2.40. 
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Fig. 2.40: Modulation signals for the DHPWM (𝑫 = 𝟎. 𝟓, 𝜸 = −𝝅/𝟔). 
A comparison of the low frequency ripple of the neutral-point voltage for discontinuous-
hybrid technique (with D = 0.5) and standard SPWM is shown in Fig. 2.41. A sensible 
reduction of the oscillation amplitude is obtained by DHPWM. 
 
Fig. 2.41: Low frequency ripple of neutral point voltage for SPWM (dotted line) and DHPWM 
(𝐃 = 𝟎. 𝟓, solid line). 
The same qualitative result applies at different values of parameter D  and minimum 
oscillation is obviously obtained for D = 1.0. In that condition, in fact, HPWM becomes 
DSPWM and the introduced discontinuity removes any application of zero voltage vectors, 
thus completely disconnecting the neutral point from the load. 
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Another important aspect of this technique is the reduction of the RMS value of the neutral 
point current, as it is highlighted in the results of Fig. 2.42. DHPWM technique injects a 
lower value of current into NP, thus leading to a strong reduction of the requirements for the 
dc-link capacitors. Furthermore a reduction of the ESR losses in the dc-link capacitors is also 
obtained. 
 
Fig. 2.42: Neutral point currents (solid line) and RMS values (dotted line) for standard SPWM 
and DHPWM (𝑫 = 𝟎. 𝟓). 
Moreover, the locally averaged neutral point current with DHPWM is reduced, thus providing 
a correspondent reduction of low-frequency variations of the NP voltage. This operating 
conditions is referred to as AC compensation. 
This does not imply DC balance between capacitor voltages. In fact, this modulation strategy 
would tend to preserve any initial voltage unbalance of the DC-link capacitors. Some 
compensation loop is therefore needed. The compensator considered hereafter is very simple 
and provides the required performance in all the operating conditions. 
The implementation block diagram is shown in Fig. 2.43. A PI regulator controls the voltage 
difference between the two capacitors (i.e. ∆Vc ) by generating a proper gain k  that is 
multiplied to the modulating signals.  
Since the factor k decides the duty cycle of the switches in the converter, the output of the PI 
controller should be limited. 
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Fig. 2.43: Neutral point voltage control scheme adopting a PI compensator. 
In fact, the reference phase voltages for upper carrier should be between 0 and vdc and the 
reference phase voltage for lower carrier should be between 0 and -vdc to ensure the PWM 
operation in the linear range. The maximum and minimum limits of the PI controller output 
are a function of the modulation index m, as stated by (20). 
The response of the DC-link voltage unbalance regulation is shown in Fig. 2.44 for the 
DHPWM with D = 0.5. Initially, the voltage of the two DC-link capacitors are different 
(10% of unbalance); then, the neutral-point is balanced in about 50 ms, confirming the 
effectiveness of the control loop. 
 
Fig. 2.44: Response of the DC-link voltage unbalance regulation loop (DHPWM, 𝐃 = 𝟎. 𝟓, 
𝟏𝟎% initial unbalance). 
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The control dynamics of the DC-link voltage can be further improved by an additional 
regulation loop controlling parameter θ (i.e. the width of the clamping zone) introduced in 
the previous section. This control loop will not be used and analyzed here as it will be 
discussed in the next sections. 
Line voltage and current of one phase is shown in Fig. 2.45 in the case of DHPWM (D =
0.5).Comparison of total harmonic distortion (THD) of the line voltage calculated up to the 
48th harmonic shows that DHPWM provides a 3% higher value with respect to SPWM. Also 
the phase current ripple increases. 
 
 
Fig. 2.45: Line voltage (top) and phase current (bottom) for the DHPWM (𝐃 = 𝟎. 𝟓). 
Finally DHPWM with three different values of parameter D (i.e. D = 1.0, D = 0.5, D = 0.0) 
and HPWM (D = 0.0 and D = 1.0) are compared in Fig. 2.46 in terms of neutral-point 
voltage, neutral point current and load phase current. 
One can notice that the neutral point current provided by DHPWM with D = 0.5 is even 
lower than the pure HPWM with D = 1.0 (i.e. DSPWM). Therefore a reduction of the ESR 
losses in the dc-link capacitors is expected. Also the voltage ripple is comparable but the 
converter losses are lower, as it will be discussed after. 
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Fig. 2.46: Comparison between DHPWM and HPWM techniques in terms of NP voltage, NP 
current (RMS value in red line) and phase current. 
Total power loss are typically divided into two main categories, namely switching and 
conduction losses. It can be demonstrated that switching losses represent the most important 
issue when comparing different modulation techniques. 
A first comparison of the proposed modulation strategy with respect to other carrier-based 
modulations is done in terms of number of commutations averaged within a fundamental 
period (i.e. the average switching frequency). The results are shown in Fig. 2.47a, where 
normalization with respect to SPWM is adopted in order to highlight the difference in case of 
HWPM and DHPWM. The average switching frequency of HPWM is clearly linear with D, 
whilst it is constant in the case of DHPWM, but higher than HPWM. However switching is 
done at lower value of the load current if the correct value of the clamping zone midpoint is 
chosen as a function of the load power factor. 
Reduction of the switching losses as compared to HPWM is therefore possible and is 
independent from parameter D, as shown in the results of Fig. 2.47b. Adoption of DHPWM 
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with D = 0.5 provides about 12%savings in the switching losses as compared to HPWM 
with the same value of D. Also conduction losses are reduced (i.e. about 6%), as they slightly 
depend on the type of adopted modulation, as shown in Fig. 2.47c. 
  
a) b) 
 
c) 
Fig. 2.47: Normalized a) number of commutations, b) switching and c) conduction losses 
during a fundamental period for SPWM, HWPM and DHPWM (with different values of 
parameter 𝐃). 
Experimental results 
A prototype test bench has been assembled in order to test the discussed modulation strategy 
and validate the theoretical and simulation analysis. The test-bench is composed of two 
external rotor permanent magnet synchronous machines with the same speed/torque/power 
rating and connected to the same shaft have been adopted. The first one acts as an integrated-
starter alternator and is fed by a prototype three-phase three-level NPC inverter (described in 
detail in section 0). The second one is intended to emulate an internal combustion engine (or 
a constant load torque, in the proposed experiments), in order to simulate a hybrid traction 
system, and is driven by a standard drive. A digital power analyzer has been adopted for input 
and output power measurements on the NPC inverter. 
Modulation strategies are implemented in the same control firmware and can be switched 
from one to the other by simply changing the set of main parameters discussed in the previous 
sections (i.e. 𝐷, θ, γ, and discontinuous modulation enable switch). 
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A first experiment refers to the generation of a three-phase voltage space vector in open loop, 
driving an induction motor an aiming at verifying the correct generation of the modulating 
signals. The results of this test are shown in Fig. 2.48, where positive and negative modulating 
signals 𝑣𝑎𝑝_𝑑ℎ and 𝑣𝑎𝑛_𝑑ℎ (see also Fig. 2.37) are shown together with motor phase current 
𝐴. 
 
Fig. 2.48: Modulating signals and motor phase current (sequence of modulation strategies). 
A sequence of modulation strategies is consecutively generated, one for each fundamental 
period of the voltage space vector, i.e. HPWM with increasing value of 𝐷 from 0 up to 1.0 
in 0.25 steps and DHPWM with increasing value of 𝐷 from 0 up to 1.0 in 0.5 steps. One can 
notice that modulating signals have no overlapping regions only when HPWM with 𝐷 = 0 is 
adopted, i.e. standard SPWM. Also clamping intervals in case of discontinuous PWM are 
clearly visible. 
Fig. 2.49 is similar to Fig. 2.48 but injected current into neutral point is measured (instead of 
motor phase current) together with the AC value of the negative DC-link, both low-pass 
filtered in order to remove any measurement disturbance. As it is clearly visible the 
considered modulation techniques exhibit different behavior, as previously discussed and also 
as shown in Fig. 2.46. Last period (i.e. DHPWM with 𝐷 = 1.0) is the standard discontinuous 
two-level modulation, where no neutral point clamping is obviously present. 
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Fig. 2.49: Modulating signals, negative DC-link voltage and neutral point current(sequence of 
modulation strategies). 
A set of efficiency measurements in different speed and torque operating conditions has been 
carried out on the experimental test bench shown in Fig. 2.48, in order to compare the 
discussed modulation strategies and to quantify the achievable gain with discontinuous hybrid 
modulation.  
The motor driven by the NPC inverter is speed controlled whilst the brake machine is current 
(torque) controlled. Key results are shown in Fig. 2.50. Low speed and low torque operations 
allow an efficiency gain of more than 3%. This value is reduced as the speed or the load 
torque (or both) increase, but is however in the range of 1 to 2%. The explanation of the 
obtained results can only partially found in the decrease of the switching and conduction 
losses that, in the considered power conditions, is indeed quite small. Actually the most part 
of losses in those operating conditions is due to the injected current into the neutral point and 
the associated losses in the DC-link capacitors, that is mostly reduced with DHPWM, as 
already shown in Fig. 2.49. Further investigations and tests should be done in order to obtain 
a full characterization of the efficiency in the whole operating range and quantify the different 
components of losses. 
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Fig. 2.50: Efficiency map for different operating speeds and load torque (HPWM with 𝑫 =
𝟎. 𝟓, solid lines; DHPWM with 𝑫 = 𝟎.𝟓, dotted lines). 
Last test is intended to show that a negligible increase in the total harmonic distortion of the 
motor phase current is introduced by discontinuous (hybrid) modulation. The same closed 
loop speed control is considered and the modulation strategy is changed every two periods of 
the phase voltage/current. The results are shown in Fig. 2.51. A debugging signal is shown 
to identify the zone where each modulation is adopted. Also the AC value of the negative 
DC-link is reported. A qualitative analysis of the results shows that the influence of the 
modulation strategy on the total harmonic distortion of the phase current is negligible. For 
the sake of completeness, a steady-state test has been performed for each modulation in the 
same operating conditions and the THD has been measured by a high performance power 
analyzer, confirming that the increase is limited to few fractions of percentage. 
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Fig. 2.51: . Motor phase current during closed-loop speed control and with a sequence of 
modulation. 
Dual active NP voltage controller 
A novel dual active NP controller, based on both common mode injection and clamping zone 
width modification, is introduced in this section in order to improve the dynamics of the 
neutral point voltage control. Simulation are presented to confirm the effectiveness of the 
proposal. 
The locally averaged neutral point current with DHPWM is reduced, thus providing a 
correspondent reduction of low-frequency variations of the NP voltage. This operating 
conditions is referred to as AC compensation. 
This does not imply DC balance between capacitor voltages. In fact, this modulation strategy 
would tend to preserve any initial voltage unbalance of the DC-link capacitors. Some 
compensation loop is therefore needed. The controller considered hereafter has two degrees 
of freedom in the NP control. In fact, NP regulation can be achieved by injecting a proper 
common mode voltage on modulating signals out of hybrid block and/or by adjusting the 
width of the positive and negative clamping zones. The two control loops can be used one at 
a time or simultaneously. When the two regulators operate together, the dynamic response of 
the control loop can be improved, as it will be demonstrated in the tests. Hereafter, a brief 
description of both control loops will be proposed. 
In the common mode injection method, a PI regulator controls the voltage difference between 
the two capacitors (i.e. ∆Vc) by generating a proper gain k that is multiplied to the modulating 
signals, (19). In steady-state conditions, k is equal to 0.5, leading to vip
′ = vip and vin
′ = vin. 
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Since the reference signals for the PWM are the function of the factor k, the average neutral-
point current will also be a function of the factor 𝑘. 
From [46], an expression for the neutral-point current is derived as: 
〈𝒊𝒏𝒑〉𝑻𝒔𝒘 =
𝟏 − 𝟐𝒌
𝑽𝒅𝒄
〈𝑷〉𝑻𝒔𝒘 
(43) 
being P the inverter output power. If k =  0.5 the average neutral-point current will be zero. 
Since the NP voltage deviation depends on the NP current, a model for the NP voltage 
dynamics can be obtained depending on the factor k. The dc-link capacitor voltage variation 
is a continuous function of the inverter output power, the factor k, and the dc-link voltage, 
but it is a nonlinear function. A linear model describing the behavior of NP voltage dynamics 
for small AC perturbations about a DC working point can be calculated. 
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Fig. 2.52: Bode diagrams of NP control loop at different power levels. 
The model can then be treated as a linear system, and linear control theories can be applied, 
e.g. a standard PI regulator can be adopted. The open-loop transfer function of the neutral-
point voltage control system also depends on the inverter output power. An adaptation 
mechanism has therefore to be introduced to guarantee a proper response in the whole power 
range. The Bode diagrams of the open-loop transfer function are reported in Fig. 2.52 to 
highlight the dependence on the inverter output power. 
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Another possibility to control the NP is by adjusting the clamping section width. The width 
of the positive and negative discontinuous sections can be adjusted in inverse proportion to 
each other according to the variable 𝜃. If the positive clamped zone is enlarged, as shown in 
Fig. 2.53a, its switching state has a longer section maintained in the P state, which results in 
an increase in the P-type small vector [37].  
 
Fig. 2.53: Regulation of the clamping zone width by means of 𝜽. 
Moreover, the negative discontinuous section is shortened because it is in inverse proportion 
to the positive-clamped section, and the switching state of the clamped phase has a shorter 
section maintained in the N state, which leads to a decrease in the N-type small vector. 
Likewise, when the negative clamped section is lengthened, the N-type small vector decreases 
and the P-type small vector increases by a corresponding amount, Fig. 2.53b.  
Fig. 2.54 indicates that 𝜃can be adopted as the output of a simple PI controller monitoring 
the NP voltage unbalance. 
The response of the DC-link voltage unbalance regulation is shown in Fig.4 (right) for the 
DHPWM with 𝐷 = 0.5. Initially, the voltage of the two DC-link capacitors are different 
(10% of unbalance).Then, the NP is driven to a balanced condition by the regulation loops 
confirming the ability of the controllers. As highlighted in Fig. 2.55 the control dynamics of 
the DC-link voltage is improved when using the additional regulation loop controlling 
parameter θ (solid line), with respect to the utilization of only the common mode regulator 
(dotted line). 
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Fig. 2.54: Dual active NP control scheme 
 
Fig. 2.55: Response of the DC-link voltage regulation loop (only common mode injection, 
dotted line, and with dual control, solid line). 
2.6.2 Interleaved modulation 
Hybrid modulation approaches belong to the double signal modulation class and are based on 
clamping modulation signals for some time during the non-common intervals. As the 
modulation signals are clamped to zero for an additional time, this leads to the switching 
frequency of the power switches being reduced, i.e. their switching losses also decrease. The 
exact combination is chosen by a sharing variable D, which can take values within the interval 
[0,1]. 
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In [41], a strategy that mitigates the drawbacks of the nearest three virtual vectors (NTV2, 
[40]) is described. The strategy can be classified as hybrid as the modulation period is shared 
between standard NTV and NTV2 Its formulation is based on a weighted total-harmonic-
distortion (WTHD) minimization process, which should be performed offline for nonlinear 
or unbalanced loads. For the case of linear and balanced loads, the results of the minimization 
process can be approximated by analytical equations. An online estimator of the load power 
angle, as well as a detector of the linear and balanced nature of the load is considered in [42], 
in order to perform the THD minimization. 
In [43], a hybrid space vector modulation is obtained by mixing symmetric nearest three 
vectors (NTV1) and nearest three virtual vectors. A trade-off between the two modulations is 
obtained, with the ratio of time spent in NTV1 or NTV2 modes adjusted on-line as a function 
of the modulation index, electrical angle, and power factor. 
In [44], a simple way of creating hybrid strategies, as combination of space vector 
modulation, is presented in order to mitigate NP voltage oscillations. 
In [50], a tracking method was proposed to achieve the maximum reduction of the voltage 
oscillation amplitudes by varying the combination of two strategies. This approach results 
very similar to the one proposed by the author but less general and without an experimental 
implementation of the algorithm. 
In this section, a novel modulation technique based on the combination of the standard 
SPWM and DSPWM is proposed, obtaining a mitigation of both losses and low frequency 
NP voltage ripple. Comparison with hybrid PWM approach is reported, as far as losses and 
oscillation of NP voltage analysis. 
Interleaving concept 
The interleaved modulation approach, here referred as IntPWM, was proposed in [45] to 
mitigate the problem of low frequency NP voltage oscillations. IntPWM is based on a proper 
interleaving of both sinusoidal and double signal PWMs. The basic concept is to employ both 
modulation strategies during a period of the fundamental voltage and changed one to the other 
with a frequency six times the fundamental one (𝑓𝑖𝑛𝑡 = 1/𝑇𝑖𝑛𝑡 = 6𝑓𝑚), as shown in Fig. 2.56. 
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Fig. 2.56: Modulation signals for IntPWM with 𝒅 = 𝟎, 𝟑 and 𝒅 = 𝟎, 𝟔 and selection signal. 
The key idea comes from the analysis of the shape of NP current for SPWM averaged within 
the switching period and already shown in Fig. 2.10. One can notice that the peaks repeat six 
times within the fundamental period. This means that, if in correspondence of that peaks the 
modulation is changed to DSPWM for some time, it is possible to reduce the overall 
amplitude of that current by a certain amount. The result is a trade-off between the two well-
known carrier-based techniques, i.e. the beneficial effects of DSPWM in reducing the low 
frequency content of the NP voltage and the reduction of switching losses achievable with 
sinusoidal PWM. 
The modulation selection command between the two modulation techniques can be therefore 
represented by a binary signal at frequency fint, as already shown in Fig. 2.56. When the 
signal is 1, the DSPWM is adopted, otherwise SPWM is used. Additional parameters can be 
introduced to raise the degrees of freedom in the interleaving process: 
the phase delay angle 𝜙  of the 0 → 1 transition of the selection signal with respect to a 
synchronization signal (dashed red lines in Fig. 2.56), here delayed 
𝜋
6
 with the positive-slope 
zero-crossing of the output voltage, but zero delayed in [Apec2014]; 
the duty-cycle 𝑑, assuming values in the interval [0,1], which determines the utilization ratio 
of the two modulation techniques. 
For the sake of simplicity the phase angle is also expressed as a ratio, therefore also assuming 
values in the interval [0,1]. 
The choice of the interleaving parameters ϕ and d is quite complex and can be done on-line 
in order to minimize the low-frequency content of the NP voltage as well as losses and 
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harmonics content. Some hints will be discussed in the next section, where the simulation 
analysis of the proposed method will be reported. 
Relationship with hybrid modulation 
After an accurate analysis, it is possible to conclude that the proposed interleaved modulation 
is a generalization of the HPWM approach in [15]. Furthermore, the IntPWM modulating 
signals are identical to those of HPWM with a certain value 𝐷, when the following conditions 
are met: 
𝒅 = 𝑫          ,        𝝓𝑫 =
𝟏 − 𝑫
𝟐
 
(44) 
The interleaving modulation introduces one more degree of freedom compared to the hybrid 
modulation, when only the parameter 𝐷 can be modified. 
The relationship between IntPWM and HPWM is clearly highlighted in Fig. 2.57, where the 
duty-cycle 𝑑 takes values 0,3 − 0,5 − 0,7 and the phase delay is chosen to meet condition 
(136). 
𝜃 
𝑑 𝜙𝐷 
 
Fig. 2.57: HPWM as a particular case of IntPWM for 𝐝 = 𝟎,𝟑 − 𝟎, 𝟓 − 𝟎,𝟕 and 𝛟 = 𝛟𝐃. 
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Adaptive interleaved modulation 
The choice of the interleaving parameters 𝜙  and 𝑑  can be done to exploit the additional 
degree of freedom, introduced by IntPWM, in order to minimize the low-frequency content 
of the NP voltage as well as losses and harmonics content. 
If for example the value of the duty-cycle 𝑑 is fixed at 0,5 (corresponding to the same value 
of 𝐷 for HPWM), the behavior of the NP RMS current as a function of the other interleaved 
parameter, i.e. phase angle 𝜙, at different loads 𝛼𝑣𝑖 is presented in Fig. 2.48. As it is clearly 
shown, for every load a minimum value of NP RMS current exists and is linkable with a 
𝜙𝑚𝑖𝑛. Furthermore, this minimum phase delay angle is equal to 𝜙𝐷 only when 𝛼𝑣𝑖 is equal to 
0°, 90° and 180°. In all the other cases, employing the IntPWM with the 𝜙𝑚𝑖𝑛 leads to a 
reduction of NP injected current and consequently a lower low-frequency voltage ripple, 
compared to the HPWM with the same value of 𝐷. 
Thus, in the interleaved modulation the value of 𝜙 can be adapted in function to the load to 
minimize the ripple on the neutral point, confirming the effectiveness of the proposal as 
shown in Fig. 2.59. 
𝜙 
𝑖𝑛𝑝𝑟𝑚𝑠 (𝜙,𝛼𝑣𝑖) 𝑑 = 0.5 
HPWM 
 
Fig. 2.58: RMS current for IntPWM as a function of 𝛟 with 𝐝 = 𝟎, 𝟓 at different values of 𝛂𝐯𝐢. 
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𝑖𝑛𝑝𝑟𝑚𝑠  
𝛼𝑣𝑖  
SPWM 
HPWM 
DSPWM 
Adaptive 
IntPWM 
 
Fig. 2.59: NP current RMS value as a function of load phase angle 𝛂𝐯𝐢 for SPWM, DSPWM, 
HPWM and new Adaptive IntPWM. 
Simulation results 
A simulation model of an NPC 3-level three-phase converter driving a passive 𝑅𝐿 load has 
been implemented in the standalone PLECS tool, including conduction and switching loss 
models of the power devices. DSPWM as well as standard SPWM and new interleaved 
technique have been compared by taking into account neutral point voltage ripple , overall 
losses and harmonic content of the output voltage. Main parameters of the system are reported 
in Tab. 7.3. The same model has also been tested with a permanent magnet synchronous 
motor, as part of the experimental results are obtained with such a load. Extensive simulation 
and experimental investigations have been performed in order to highlight the specific 
features of each method and provide a quantitative comparison test bench. 
First qualitative results are presented in Fig. 2.60 aiming at illustrating the key idea of the 
interleaving modulation strategy. A sequence comprising DSPWM, SPWM and the 
interleaved technique with 𝜙 = 0.7  and 𝑑 = 0.5  is considered. Phase to phase output 
voltage, output current, modulating signals, NP voltage, averaged NP current (within a 
switching period) and the modulation selection signal are shown. A fundamental period, i.e. 
20 𝑚𝑠 is assigned to each modulation technique. 
One can notice that DSPWM provides roughly no variation of the NP voltage as the average 
value of the injected NP current is zero (see also Fig. 2.14). On the other hand SPWM 
provides a huge variation of the NP voltage due to the 3rd harmonic low-frequency oscillation 
of the NP current (see also Fig. 2.10). 
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Fig. 2.60: DSPWM, SPWM and interleaved technique (𝒅 = 𝟎. 𝟓 ,𝝓 = 𝟎. 𝟕) sequence: (from 
top) phase-to-phase voltage and line current, modulating signals, NP voltage, NP current, 
modulation selection signal. 
As previously mentioned, the effect of the interleaving parameters 𝜙  and 𝑑  on the 
performance of the modulation strategy, i.e. NP voltage oscillation, harmonics distortion and 
losses, is hard to calculate in closed form. That is the reason why a simulation analysis has 
been performed in order to provide a complete map of those performance indexes as a 
function of the interleaving parameters. 
NP Low-Frequency Oscillations 
A series of simulations have been performed in order to identify the trend of the NP voltage 
peak-to-peak ripple as a function of the phase 𝜙 and with different values of the duty-cycle 
𝑑 when interleaved modulation is adopted. The resulting three-dimensional map is shown in 
Fig. 2.61. As it is clearly visible the ripple has its maximum values when the duty cycle of 
the interleaving is 0, i.e. SPWM is used for all the time. As soon as the interleaving duty cycle 
is reduced, the voltage ripple trend is not linear and becomes a function of the phase 𝜙, i.e. a 
proper choice of this last parameter at constant duty cycle allows to minimize voltage ripple. 
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Fig. 2.61: NP voltage ripple map (interleaved modulation). 
 
Fig. 2.62: NP voltage ripplecontour curves as a function of  𝝓 at different values of 𝒅 for 
interleaved modulation (red lines) and hybrid modulation with  𝑫 = 𝟎. 𝟓 (green line). 
The situation is further analyzed in Fig. 2.62, where the results of Fig. 2.61 are drawn as two-
dimensional contour curves, showing the NP voltage ripple for different values of duty cycle 
𝑑 and as a function of the interleaving phase 𝜙. As it is clearly shown, for each value of the 
duty cycle, there exist a minimum for a certain value of the interleaving phase, that is 
identified by a red bullet. The absolute minimum value results obviously when 𝑑 = 1, i.e. 
DSPWM (fast-processing) is adopted. For example, if 𝑑 = 0.5 , the minimum ripple is 
obtained for 𝜙 = 0.7 . A comparison with the HPWM could be useful to evaluate the 
performances of the proposed interleaved modulation. Green line in Fig. 2.62 refers to the 
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voltage ripple value obtained for HPWM with hybridization factor 𝐷 = 0.5. One can notice 
that its value is slightly higher than the minimum one achievable with interleaved modulation 
with 𝑑 = 0.5. 
Loss Analysis 
The same approach has been adopted for the estimation of conduction and switching losses 
in the case of the proposed interleaved modulation.  
 
Fig. 2.63: Switching losses map (interleaved modulation). 
 
Fig. 2.64: Switching losses contour curves as a function of phase ϕ at different values of 𝒅 for 
interleaved modulation(red lines) and for hybrid modulation with  𝑫 = 𝟎. 𝟓 (green line). 
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It will be demonstrated that switching losses represent the most important issue when 
comparing different modulation techniques. 
The resulting three-dimensional map relating switching losses to the phase 𝜙 and the duty-
cycle 𝑑 is shown in Fig. 2.63. The maximum value of the switching losses is obtained when 
fast-processing algorithm is used, i.e. DSPWM with 𝑑 = 1. Also in this case as soon as the 
interleaving duty cycle is reduced, switching losses trend is not linear and becomes a function 
of the phase 𝜙, i.e. minimization approach can be adopted also in this case. 
The situation is again further analyzed by drawing two-dimensional contour curves showing 
the switching losses for different values of duty cycle 𝑑 and as a function of the interleaving 
phase 𝜙, i.e. Fig. 2.64. It is still possible to find out a value of phase 𝜙 that minimizes 
switching losses for each value of the interleaving duty cycle. 
Again the comparison with the HPWM could be useful to evaluate the performances of the 
proposed interleaved modulation. Green line in Fig. 2.64 refers to the switching losses value 
obtained for HPWM with hybridization factor 𝐷 = 0.5. One can notice that its value is 
slightly higher than the minimum one achievable with interleaved modulation with 𝑑 = 0.5, 
i.e. a similar result is obtained as in the case of NP voltage ripple. This means that, in this 
particular situation, there exist an optimal choice of phase and duty cycle, both from NP 
voltage ripple and switching losses, confirming that the proposed modulation could provide 
the best tradeoff between ripple and losses with a proper choice of the interleaving 
parameters. 
 
Fig. 2.65: Conduction losses map (interleaved modulation). 
Finally the conduction losses are taken into account and the three-dimensional map reported 
in Fig. 2.65 is drawn in the same space of the interleaving parameters. The obtained surface 
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confirms that conduction losses are roughly constant as a function of interleaving parameters, 
as demonstrated by the almost flat surface in Fig. 2.65. 
Output Voltage Harmonic Distortion 
The trend of the total-harmonic-distortion of the line-to-line voltage as a function of the 
interleaving parameters is shown in Fig. 2.66. It is easy to understand that higher values of 
the THD are obtained by DSPWM modulation and, also in this case, there are some areas 
where the THD can be minimized by a proper choice of the phase 𝜙 and the duty-cycle 𝑑. 
The two-dimensional contour lines will not be taken into account in this case, but a similar 
behavior is expected. 
 
Fig. 2.66: Line to line voltage THD map (interleaved modulation). 
Experimental results 
The experimental test-bench used to verify the proposed modulation strategy is the same of 
the one discussed in section 2.6.1. 
The proposed interleaved strategy requires the adaptation of the phase 𝜙 in order to minimize 
the injected current into the neutral point of the inverter. This in turn requires to synchronize 
the interleaving process with the output phase current in order to adopt DSPWM when its 
value is the maximum one. Also injection of the 6th harmonic variation of the adopted 
modulation strategy has to be performed, thus requiring the knowledge of he reference 
frequency. This information is normally not available to the PWM modulator as the reference 
voltage is provided by the current regulators in closed loop. 
However, as the aim of our experimental tests is to provide a verification of the effectiveness 
of the proposed interleaving modulation, a simple induction motor drive operating in open 
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loop has been adopted here to simplify the implementation. Further investigations are being 
developed in order to improve the modulation algorithm and automatically adapt the phase 𝜙 
for any operating condition. 
Modulation strategies are implemented in the same control firmware and can be switched 
from one to the other by simply changing the set of main configuration parameters, i.e. 
hybridization factor 𝐷, the interleaving duty cycle 𝑑 and phase angle 𝜙.  
The same sequence shown in the simulation test of Fig. 2.60 has been implemented in the 
experimental firmware (with slightly different values if interleaving parameters). 
In all the results presented hereafter the same interleaving duty cycle 𝑑 = 0,5 has been 
considered. The optimal choice of phase angle 𝜙 = 0,25 is used in the results reported in Fig. 
2.67. 
 
Fig. 2.67: Results of the interleaving process with duty cycle 𝒅 = 𝟎, 𝟓 and optimal 𝝓 = 𝟎, 𝟐𝟓. 
The figure shows (from top): positive and negative modulating signals 𝑣𝑎𝑝  and 𝑣𝑎𝑛 , 6th 
harmonic 𝜃𝑖𝑛𝑡 of the voltage reference space vector angle, selection signal between DSPWM 
and SPWM modulations, negative dc-link voltage (only the AC component), injected current 
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into the neutral point (1 𝑘𝐻𝑧 low-pass filtered) and motor phase current. One can notice that 
the results are completely matching those in Fig. 2.60 and confirm the effectiveness of the 
proposed interleaved modulation. In fact, the adoption of the SPWM results in a very high 
3th harmonic in the NP voltage and current. This value is strongly reduced with the 
interleaving and is completely zeroed by DSPWM. The resulting phase current is actually not 
noticeably affected by the adopted modulation strategy. 
The same experiments have been repeated in the same conditions but with different values of 
the phase angle \phi and the results are presented in Fig. 2.68. 
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Fig. 2.68: Results of the interleaving process with duty cycle 𝒅 = 𝟎, 𝟓 and non-optimal 𝝓 = 𝟎 −
𝟎, 𝟓 − 𝟎, 𝟕𝟓. 
Finally, the results with HPWM with 𝐷 = 0,5  are shown in Fig. 2.69, demonstrating 
(slightly) worst performance with respect to the optimal case for the interleaving modulation. 
 
Fig. 2.69: Results of the hybrid modulation with 𝑫 = 𝟎, 𝟓. 
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2.7 Dead-time accurate model and compensation 
2.7.1 Introduction 
Inverter output voltage distortion with respect to the reference given to the modulation 
algorithm, since the presence of some non-ideal features. In particular, the necessary interlock 
time usually represents the most important cause of distortion. Accurate compensation of 
inverter distortion is important in applications like precision servo drives and in scalar control 
of induction motors, but is essential in sensorless control (especially at low-speed), where 
PWM reference is used as a measurement of the output voltage.  
The availability of a model for the dependence of distortion voltage with current allows its 
estimation and, thus, compensation. Model parameters need to be identified (usually together 
with phase resistance), and self-commissioning is preferable. Many techniques have been 
proposed, based on linear models ([52]), off-line measurements and non-linear function 
fitting ([51]) or look-up tables ([53]),and adaptive algorithms ([54]). 
The physical model behind the proposed compensation technique, which takes into account 
also the parasitic capacitance, has been proposed in [55]. In the present section a similar 
model has been derived from a more accurate one, allowing to evaluate the simplification 
hypotheses. For dead-time parameters and resistance identification a first option consists in 
the approximation of the distortion curve at high-current as a straight line. This simple 
technique, however, can result in significant errors (especially with current rating mismatch 
between inverter and motor or in the case of long motor cables), and a relatively large part of 
the data collected during self-commissioning had to be discarded. A second proposal 
overcomes these drawbacks by applying a more accurate approach, based on Multiple Linear 
Regression (MLR), which results in important improvements in the identification accuracy. 
The cost in terms of computation and memory is maintained low, so that the novel technique 
retains the important characteristic of being implementable on the drive controller. 
Both techniques can be implemented on an actual drive, and the influence of compensation 
in different cases (e.g. PMSM sensorless control and induction motor V/f) will be analyzed 
in simulation and experimentally, comparing different techniques. 
2.7.2 Accurate modelling of inverter distortion 
The inverter output voltage characteristics is a function of the non-ideal behavior of the 
commutation phenomena, such as dead-time effect, commutation delays, voltage drops in 
power devices, equivalent parasitic resistance and inductance of the current paths, charging 
and discharging of the equivalent (parasitic or intrinsic) output capacitance of the leg. For 
"Digital Control of Power Converter and Drives for Hybrid Traction and Wireless 
Charging" ALESSANDRO PEVERE, April 2015 
 
80 Industrial and Information Engineering PhD Programme 
that reason the inverter instantaneous output voltage with respect to the DC bus reference 
level, i.e. 𝑉𝑥0  in Fig. 2.70, will be considered in the following analysis. Averaging and 
extension to the phase voltage of the three-phase load will be considered as a consequence. 
The inductive behavior of the load allows to model the leg output current as a constant value 
during the switching period or, at least, during the dead-time intervals, as it will be explained 
shortly. 
A first model will be considered which takes into account the recalled non-ideal conditions, 
but neglects the effects of the output capacitance. Later, those effects will be introduced and 
a complete model obtained. The simplified version of that model represents the base for the 
proposed compensation strategy, discussed in the next sections. 
 
Fig. 2.70: NPC inverter leg representation. 
Dead-time and voltage drops effects 
The output voltage waveforms during dead time interval (𝑇𝐷𝑇) when considering voltage 
drops (𝑉𝑖𝑔𝑏𝑡 and 𝑉𝑑) and switching delays (𝑇𝑑𝑒𝑙𝑎𝑦,𝐻→𝐿 and 𝑇𝑑𝑒𝑙𝑎𝑦,𝐿→𝐻) are sketched in Fig. 
2.71. Two different cases has been introduced as a function of the sign of the output current, 
as its value affects the conduction state of the free-wheeling diodes and thus of the output 
voltage. 
The voltage difference (increase or decrease) between ideal (dashed black lines) and actual 
switches (solid black lines) are highlighted by colored areas and identified by + and – signs, 
meaning that the corresponding contribution respectively increases or decreases the output 
voltage averaged over the switching period 𝑇𝑆𝑊. This voltage will be referred to as “distortion 
voltage” in the following sections, i.e. the voltage contribution that produces the distortion of 
𝐼𝑥  
+𝑉𝐷𝐶/2 
−𝑉𝐷𝐶/2 
𝐶𝑜𝑢𝑡  
𝑉𝑥0 
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the output voltage of the inverter. Symmetric commutation delays (if any) are considered with 
green areas, their average contribution being generally zero due to symmetry. 
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Fig. 2.71: Output voltage waveforms during dead time. 
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Asymmetric commutation delays can be considered as additional dead-time components and 
are therefore included in that value, represented with yellow areas. Finally IGBT and diode 
contributions are represented with red and blue areas. 
The equivalent on-time of the output voltage can be therefore related to the commanded duty 
cycle 𝛿𝑥 and the dead-time, as shown in the same figure. 
If the average value of the output voltage is considered within the switching period, the 
following equations are obtained as a function of the output current sign. 
Transition 0 →
𝑉𝑑𝑐
2
 → 0: 
𝐈𝐱 > 𝟎:   ?̅?𝒙𝟎 =
𝟏
𝑻𝑺𝑾
{
𝑽𝒅𝒄
𝟐
𝜹𝒙𝑻𝑺𝑾 −
𝑽𝑫𝑪
𝟐
𝑻𝑫𝑻⏟    
⊡
− (𝑽𝒊𝒈𝒃𝒕 + 𝑽𝒅)[(𝟏 − 𝜹𝒙)𝑻𝑺𝑾 + 𝑻𝑫𝑻]⏟                      
⊡
− 𝟐𝑽𝒊𝒈𝒃𝒕(𝜹𝒙𝑻𝑺𝑾 − 𝑻𝑫𝑻)⏟              
⊡
} 
(45) 
𝐈𝐱 < 0:   ?̅?𝑥0 =
1
𝑇𝑆𝑊
{
𝑉𝑑𝑐
2
𝛿𝑥𝑇𝑆𝑊 +
𝑉𝐷𝐶
2
𝑇𝐷𝑇⏟    
⊡
+ (𝑉𝑖𝑔𝑏𝑡 + 𝑉𝑑)[(1 − 𝛿𝑥)𝑇𝑆𝑊 − 𝑇𝐷𝑇]⏟                    
⊡
+ 2𝑉𝑑(𝛿𝑥𝑇𝑆𝑊 + 𝑇𝐷𝑇)⏟            
⊡
} 
(46) 
Transition 0 → −
𝑉𝑑𝑐
2
 → 0: 
𝐈𝐱 > 𝟎:  ?̅?𝒙𝟎 =
𝟏
𝑻𝑺𝑾
{
𝑽𝒅𝒄
𝟐
𝜹𝒙𝑻𝑺𝑾 −
𝑽𝑫𝑪
𝟐
𝑻𝑫𝑻⏟    
⊡
− (𝑽𝒊𝒈𝒃𝒕 + 𝑽𝒅)[(𝟏 − 𝜹𝒙)𝑻𝑺𝑾 + 𝑻𝑫𝑻]⏟                      
⊡
− 𝟐𝑽𝒊𝒈𝒃𝒕(𝜹𝒙𝑻𝑺𝑾 − 𝑻𝑫𝑻)⏟              
⊡
} 
(47) 
𝐈𝐱 < 0:   ?̅?𝑥0 =
1
𝑇𝑆𝑊
{
𝑉𝑑𝑐
2
𝛿𝑥𝑇𝑆𝑊 +
𝑉𝐷𝐶
2
𝑇𝐷𝑇⏟    
⊡
+ (𝑉𝑖𝑔𝑏𝑡 + 𝑉𝑑)[(1 − 𝛿𝑥)𝑇𝑆𝑊 − 𝑇𝐷𝑇]⏟                    
⊡
+ 2𝑉𝑑(𝛿𝑥𝑇𝑆𝑊 + 𝑇𝐷𝑇)⏟            
⊡
} 
(48) 
Previous equations can be manipulated after the introduction of the following equation 
relating the IGBT and diode voltage drops: 
{
𝑽+ = 𝑽𝒊𝒈𝒃𝒕 + 𝑽𝒅
𝑽− = 𝑽𝒊𝒈𝒃𝒕 − 𝑽𝒅
 
(49) 
and considering only phase voltage distortion as ?̃?𝑥0 = ?̅?𝑥0 −
𝑉𝑑𝑐
2
𝛿𝑥. 
Transition 0 →
𝑉𝑑𝑐
2
 → 0: 
𝐈𝐱 > 𝟎:   ?̃?𝒙𝟎 = −
𝑽𝑫𝑪
𝟐
𝑻𝑫𝑻
𝑻𝑺𝑾
− 𝑽+ − 𝑽− (𝜹𝒙 −
𝑻𝑫𝑻
𝑻𝑺𝑾
) 
(50) 
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𝐈𝐱 < 0:   ?̃?𝑥0 =
𝑉𝐷𝐶
2
𝑇𝐷𝑇
𝑇𝑆𝑊
+ 𝑉+ − 𝑉− (𝛿𝑥 +
𝑇𝐷𝑇
𝑇𝑆𝑊
) 
(51) 
Transition 0 → −
𝑉𝑑𝑐
2
 → 0: 
𝑰𝒙 > 𝟎:   ?̃?𝒙𝟎 = −
𝑽𝑫𝑪
𝟐
𝑻𝑫𝑻
𝑻𝑺𝑾
− 𝑽+ + 𝑽− (𝜹𝒙 +
𝑻𝑫𝑻
𝑻𝑺𝑾
) 
(52) 
𝐼𝑥 < 0:   ?̃?𝑥0 = +
𝑉𝐷𝐶
2
𝑇𝐷𝑇
𝑇𝑆𝑊
+ 𝑉+ + 𝑉− (𝛿𝑥 −
𝑇𝐷𝑇
𝑇𝑆𝑊
) 
(53) 
Unifying the four previous equations in a singular one, the following expression can be 
derived: 
?̃?𝒙𝟎 =
𝟏
𝑻𝑺𝑾
{−𝒔𝒊𝒈𝒏(𝑰𝒙) ∙ [
𝑽𝑫𝑪
𝟐
∙ 𝑻𝑫𝑻 + 𝑽+ ∙ 𝑻𝑺𝑾] − 𝒔𝒊𝒈𝒏(𝜹𝒙) ∙ 𝑽−
∙ [𝜹𝒙 ∙ 𝑻𝑺𝑾 − 𝒔𝒊𝒈𝒏(𝑰𝒙 ∙ 𝜹𝒙) ∙ 𝑻𝑫𝑻]} 
(54) 
Evaluation of equivalent parasitic capacitance 
Hereafter, only transition from positive dc-link to neutral point with positive output current 
will be considered, in order to calculate the equivalent parasitic capacitance, representing 
both the transistor and diode parasitic capacitances and the external capacitance connected to 
inverter (i.e. the cable and load capacitances). Three operating situations can be distinguished 
as illustrated in Fig. 2.72. When the output node is connected to positive dc-link, parasitic 
capacitor of clamping diode D5 is charged to +𝑉𝑑𝑐/2 as well as parasitic capacitors of T3 
and T4 (Fig. 2.72a). Other capacitances are out of charge. When a neutral point connection 
is triggered by the PWM control, T1 is immediately switched off, while its complementary 
switch T3 is still maintained off respecting dead-time condition. As shown in Fig. 2.72b, 
capacitance of D5 is discharged and T1 capacitor is charged to +𝑉𝑑𝑐/2. At the same time the 
lower part of inverter leg experiences a redistribution of charge through T3, T4 and D6 
devices. By applying the conservation of energy, it is possible to evaluate voltage drops of 
T3, T4 and D6 parasitic capacitors as follows: 
{
 
 
 
 𝑬𝒑 = 𝟐 ∙
𝟏
𝟐
𝑪 (
𝑽𝒅𝒄
𝟐
)
𝟐
𝑬𝟎
𝒅𝒕 = 𝟐 ∙
𝟏
𝟐
𝑪 ∙ 𝑽𝑪
𝟐 +
𝟏
𝟐
𝑪(𝑽𝑪 −
𝑽𝒅𝒄
𝟐
)
𝟐
𝑬𝒑 = 𝑬𝟎
𝒅𝒕
  𝑽𝑪 =
𝑽𝒅𝒄
𝟔
 
(55) 
where 𝐸𝑝 is the energy stored when the output is connected at positive dc-link, 𝐸0
𝑑𝑡 is the 
energy stored when the output is connected to neutral point during dead-time and 𝑉𝐶  is the 
voltage drop of the middle point between T3 and T4 respect to the neutral point.  
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As the dead-time terminates, T3 is switched on and 𝑉𝐶  is forced to be zero (Fig. 2.72c). Io 
order to evaluate the equivalent parasitic capacitance seen at the output node, the whole 
variation of charge flowing to the output has to be considered: 
𝑪𝒆 =
𝜟𝑸𝒐𝒖𝒕
𝚫𝑽𝒐𝒖𝒕
=
𝜟𝑸𝑫𝟓 + 𝜟𝑸𝑻𝟏 + 𝚫𝑸𝑻𝟑
𝜟𝑽𝒐𝒖𝒕
=
𝟖
𝟑
𝑪𝒐𝒖𝒕 
(56) 
where it is assumed that all devices have the same collector-emitter capacitance 𝐶𝑜𝑢𝑡. 
𝐶𝑜𝑢𝑡  
+𝑉𝐷𝐶/2  
−𝑉𝐷𝐶/2  
𝐼𝑥  𝑉0  
+
+
+
+
+
+
0
𝑉dc  
2
0
𝑉dc  
20
𝑉dc  
2
 
a) Output connected to positive dc-link 
𝐶𝑜𝑢𝑡  
+𝑉𝐷𝐶/2  
−𝑉𝐷𝐶/2  
𝐼𝑥  𝑉0  
+
+
+
+
+
+
0
0 𝑉dc  
2
𝑉dc  
6
𝑉dc  
3𝑉dc  
6
VC  
 
b) Output connected to neutral point during dead-time 
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𝐶𝑜𝑢𝑡  
 
+𝑉𝐷𝐶/2  
−𝑉𝐷𝐶/2  
𝐼𝑥  𝑉0  
+
+
+
+
+
+
0
𝑉dc  
2
0
0
0
𝑉dc  
2
 
c) Output connected to neutral point after dead-time 
Fig. 2.72: Charging and discharging switch capacitance during positive dc-link  to neutral 
point transition. 
Adding the capacitance effect to the model 
The adopted full model comprises parasitic capacitance charging effect. Eight different cases 
can be considered as a function of the sign, the absolute value of the output current and the 
type of voltage transition. Nevertheless, for the sake of simplicity only half cases has been 
reported here, as depicted in Fig. 2.73. 
If the time required to charge/discharge the output capacitance is higher than the dead-time 
interval (i.e. when the output current is quite low), the commutation is slower and a 
discontinuity is experienced in the output voltage as soon as the higher IGBT switches on 
after the dead-time interval passed. 
The limit condition between the ideal step transition and intermediate slower cases can be 
calculated by matching the charge and discharge time and dead-time, i.e. 
𝑽𝒅𝒄
𝟐
=
𝟏
𝑪𝒆
∫ 𝑰𝒙
𝑻𝑫𝑻
𝟎
𝒅𝒕 =
𝑰𝒙𝑻𝑫𝑻
𝑪𝒆
  ⇒  𝑰𝒕𝒉𝒓 =
𝑪𝒆
𝑽𝒅𝒄
𝟐
𝑻𝑫𝑻
 (57) 
where 𝐶𝑒  is the overall output capacitance, 𝑇𝐷𝑇 is the dead- time and 𝐼𝑥  is the generic leg 
output current. 
If the IGBT and diode voltage drops are also taken into account, previous equation can be 
split into two different expressions as a function of 𝐼𝑥 sign, i.e. 
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{
 
 
 
 
𝑰𝒙 =
𝑪𝒆 (
𝑽𝒅𝒄
𝟐
+ 𝑽𝒅 − 𝑽𝒊𝒈𝒃𝒕)
𝑻𝑫𝑻
   𝒊𝒇 𝑰𝒙 > 𝟎
𝑰𝒙 =
𝑪𝒆 (−
𝑽𝒅𝒄
𝟐
− 𝑽𝒅 + 𝑽𝒊𝒈𝒃𝒕)
𝑻𝑫𝑻
 𝒊𝒇 𝑰𝒙 < 𝟎
 (58) 
The difference between the areas in the first case, i.e. null capacitance, and that of Fig. 2.73 
are then considered, and two expressions are obtained as a function of the value of the output 
current: 
𝒊𝒇   |𝑰𝒙| <
𝑪𝒆 (
𝑽𝒅𝒄
𝟐
+ 𝑽𝒅 − 𝑽𝒊𝒈𝒃𝒕)
𝑻𝑫𝑻
 ⟹  ?̅?𝒙𝟎𝒄𝒂𝒑 =
𝟏
𝑻𝑺𝑾
[−
𝑰𝒙
𝟐𝑪𝒆
𝑻𝑫𝑻
𝟐 ] (59) 
𝒊𝒇   |𝑰𝒙| >
𝟐𝑪𝒐𝒖𝒕(𝑽𝑫𝑪 + 𝑽𝑰𝑮𝑩𝑻 − 𝑽𝒅𝒊𝒐𝒅𝒆)
𝑻𝑫𝑻
⟹ 
?̅?𝒙𝟎𝒄𝒂𝒑 =
𝟏
𝑻𝑺𝑾
[−𝒔𝒊𝒈𝒏(𝑰𝒙) (
𝑽𝒅𝒄
𝟐
+ 𝑽𝒅 − 𝑽𝒊𝒈𝒃𝒕)𝑻𝑫𝑻
+
𝑪𝒆 (
𝑽𝒅𝒄
𝟐
+ 𝑽𝒅 − 𝑽𝒊𝒈𝒃𝒕)
𝟐
𝟐𝑰𝒙
] 
(60) 
representing the contribution of the output capacitance to average output voltage distortion. 
Finally the two contributions, i.e. the last two equations and those calculated in (45)-(48) can 
be joined to obtain the overall average distortion voltage in the different current conditions, 
as reported in the following equations: 
𝒊𝒇   |𝑰𝒙| <
𝑪𝒆 (
𝑽𝒅𝒄
𝟐
+ 𝑽𝒅 − 𝑽𝒊𝒈𝒃𝒕)
𝑻𝑫𝑻
 ⟹  
?̃?𝒙𝟎 =
𝟏
𝑻𝑺𝑾
{−𝒔𝒊𝒈𝒏(𝑰𝒙) ∙ [
|𝑰𝒙|
𝟐𝑪𝒆
∙ 𝑻𝑫𝑻
𝟐 + 𝑽+ ∙ 𝑻𝑺𝑾] − 𝒔𝒊𝒈𝒏(𝜹𝒙) ∙ 𝑽−
∙ [𝜹𝒙 ∙ 𝑻𝑺𝑾 − 𝒔𝒊𝒈𝒏(𝑰𝒙 ∙ 𝜹𝒙) ∙ 𝑻𝑫𝑻]} 
(61) 
𝑖𝑓   |𝐼𝑥| >
2𝐶𝑜𝑢𝑡(𝑉𝐷𝐶 + 𝑉𝐼𝐺𝐵𝑇 − 𝑉𝑑𝑖𝑜𝑑𝑒)
𝑇𝐷𝑇
⟹ 
?̃?𝑥0 =
1
𝑇𝑆𝑊
{−𝑠𝑖𝑔𝑛(𝐼𝑥) ∙ [(
𝑉𝑑𝑐
2
− 𝑉−)𝑇𝐷𝑇 −
𝐶𝑒 ∙ (
𝑉𝑑𝑐
2
− 𝑉−)
2
2|𝐼𝑥|
+ 𝑉+ ∙ 𝑇𝑆𝑊]
− 𝑠𝑖𝑔𝑛(𝛿𝑥) ∙ 𝑉− ∙ [𝛿𝑥 ∙ 𝑇𝑆𝑊 − 𝑠𝑖𝑔𝑛(𝐼𝑥 ∙ 𝛿𝑥) ∙ 𝑇𝐷𝑇]} 
(62) 
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-
-
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𝑉𝑑 + 𝑉𝑖𝑔𝑏𝑡  
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Fig. 2.73: Output voltage waveforms during dead time if considering output capacitance 𝐂𝐞. 
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2.7.3 Model simplification and simulation results  
The model introduced above can be greatly simplified if 𝛿𝑥 ≈ 0; 𝑇𝐷𝑇 ≪ 𝛿𝑥𝑇𝑆𝑊, 𝑉𝐼𝐺𝐵𝑇 ≪ 𝑉𝐷𝐶 
and 𝑉𝑑𝑖𝑜𝑑𝑒 ≪ 𝑉𝐷𝐶 (small diode voltage drop). Distortion voltage component can be therefore 
expressed as a function of 𝑇𝐷𝑇 , 𝐶𝑒  and A simple example of compensation of the phase 
voltage will be considered hereafter by considering the injection of a controlled current space 
vector along the phase a of the motor. This case can be considered as a meaningful one as 
standard experimental tests for parameters identification are normally referred to it. Due to 
the particular choice of the current space vector the following trivial condition holds 𝐼𝑏 =
𝐼𝑐 =
𝐼𝑎
2
 that allows to calculate all the voltage distortion components as a function of the same 
current 𝐼𝑎. Fig. 2.74 shows the results of a dynamical simulation of the complete inverter and 
digital current control system for a balanced 3P RL load in order to compare the actual phase 
voltage distortion characteristic, the accurate model and the simplified one. Phase voltage and 
current are obtained by averaging over the 𝑇𝑆𝑊, and the distortion signal 𝑉𝑎𝑛𝐷𝑇 of Fig. 2.74 
is the difference of the reference voltage coming from vector current control and the actual 
voltage value. 
 
Fig. 2.74: Simulation: distortion voltage as a function of current. 
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3 NON-ISOLATED DC/DC 
CONVERTERS 
3.1 Introduction 
In the next Sections of this Chapter some non-isolated DC/DC converters will be investigated 
and studied. Firstly, a simple bi-directional topology will be presented. Then, a neutral point 
clamped configuration of the three-level buck converter will be studied and a new multiphase 
version of it will be discussed in detail. 
3.2 Bi-directional DC/DC converter 
3.2.1 Introduction 
The bidirectional DC/DC converter along with energy storage has become a promising option 
for many power related systems, including hybrid electric vehicles, fuel-cell vehicles, 
renewable energy system, etc. The use of a bidirectional interface sometimes allows a cost 
reduction and improves the overall efficiency and performance of the system. 
In the hybrid electric vehicle applications, an auxiliary energy storage battery absorbs the 
regenerated energy fed back by the electric machine. In addition, bidirectional dc-dc 
converter is also required to draw power from the auxiliary battery to boost the high-voltage 
bus during vehicle starting, accelerate and hill climbing. With its ability to reverse the 
direction of the current flow, and thereby power, the bidirectional dc-dc converters are being 
increasingly used to achieve power transfer between two dc power sources in either direction. 
In renewable energy applications, the multiple-input bidirectional dc-dc converter can be used 
to combine different types of energy sources [2-8]. Figure 1.2 shows a fuel cell based system 
for domestic applications [2]. The multi-input bidirectional dc-dc converter is the core that 
interconnects power sources and storage elements and manages the power flow [5]. This 
bidirectional dc-dc converter features galvanic isolation between the load and the fuel cell, 
bidirectional power flow, capability to match different voltage levels [9], fast response to the 
transient load demand, etc. 
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3.2.2 Topology 
The standard non-isolated bidirectional DC/DC topology is based on the synchronous buck 
(or boost) half-bridge converter, in which the diode has been replaced by another switch. 
Thanks to this feature compare to the standard unidirectional topology, the bidirectional 
DC/DC converter can work both as a step-down voltage converter and a step-up converter 
depending on the direction of the power flow, as clearly shown in Fig. 3.1. 
3.2.3 Operating modes 
The bidirectional DC/DC converter is operated in continuous conduction mode (CCM). It 
means that inductor current is always positive and different from zero.  
The MOSFETs 𝑆1 and 𝑆2 are switched in a complementary way (using a small dead-time 
between them), such that the converter operates in steady state with four sub-intervals namely 
interval 1 (𝑡0 − 𝑡1 ), interval 2 (𝑡1 − 𝑡2 ), interval 3 (𝑡2 − 𝑡3 ), and interval 4 (𝑡3 − 𝑡4 ). 
According to the circuit characteristics, a high voltage dc-link is taken as 𝑉𝐻 and low voltage 
side (typically battery side) is taken as 𝑉𝐿. 
The circuit operating modes for the different intervals are described as follows. 
 
Fig. 3.1: Evolution of bi-directional half-bridge DC/DC converter from standard buck and 
boost topologies. 
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Interval 1 (𝑡0 − 𝑡1) 
At time 𝑡0 the low side switch 𝑆2 is turned on and the high side switch 𝑆1  is turned off 
with diode D1 and D2 reverse biased. During this time interval the converter operates 
in boost mode and the inductor is charged and current through the inductor increases. 
Interval 2 (𝑡1 − 𝑡2) 
During this interval both switches 𝑆1 and 𝑆2 are turned off. The diode 𝐷1 of upper switch 
starts conducting. 
Interval 3 (𝑡2 − 𝑡3) 
At time 𝑡3 the upper switch 𝑆1  is turned on and the lower switch 𝑆2  is turned OFF with diode 
𝐷1  and 𝐷2 reverse biased. During this time interval the converter operates in buck mode.  
𝑆2 𝑉𝐻  
𝐿 
𝑉𝐿 
+ 
𝑆1 
+ 
𝑆2 𝑉𝐻  
𝐿 
𝑉𝐿 
+ 
𝑆1 
+ 
𝑆2 𝑉𝐻  
𝐿 
𝑉𝐿 
+ 
𝑆1 
+ 
𝑖𝐿 𝑖𝐿 
𝑖𝐿 
𝑆2 𝑉𝐻  
𝐿 
𝑉𝐿 
+ 
𝑆1 
+ 
𝑖𝐿 
a) Interval 1
b) Interval 2
c) Interval 3
d) Interval 4
 
 
Fig. 3.2: Bi-directional converter operation sub-intervals (a, b, c, d) and complementary gate 
signals and inductor current. 
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Interval 4 (𝑡3 − 𝑡4) 
During this interval both switches 𝑆1 and 𝑆2 are turned off. The diode 𝐷2 of lower switch 𝑆2 
starts conducting. During this time interval the converter operates in buck mode. 
In a standard buck converter, the freewheeling diode turns on, on its own, shortly after the 
switch turn off, as a result of the rising voltage across the diode. This voltage drop across the 
diode results in a power loss which is equal to: 
𝑷𝑫 = 𝑽𝑫(𝟏 − 𝑫)𝑰𝒐 (63) 
By replacing the diode with a second switch the power loss is equal to: 
𝑷𝑺𝟐 = (𝟏 − 𝑫)𝑹𝑫𝑺𝒐𝒏𝑰𝒐
𝟐 (64) 
Considering that using a well selected MOSFET as switch the RDSON is about few decimals 
of Ohm, it is possible to consider 𝑉𝐷 > 𝐼𝑜𝑅𝐷𝑆𝑜𝑛  and thus the efficiency will increase and the 
heat loss can be reduced using a switch instead of a diode. 
3.2.4 Unified state-space averaging model 
A unified power stage model for the bidirectional half-bridge DC/DC converter, 
comprehensive of both the buck and the boost operating modes equations, has been developed 
[56]. In Fig. 3.3 the converter configuration during the intervals 2 and 3 of Fig. 3.2 (𝑆1 turned 
on and 𝑆2 turned off) is illustrated. 
Three energy storage elements are present, leading to the following Kirchhoff equations: 
{
  
 
  
 𝑳
𝒅𝒊𝑳
𝒅𝒕
+ 𝒊𝑳(𝑹𝑫𝑺𝒐𝒏 + 𝑹𝑫𝑪𝑹) = 𝒗𝟏 + 𝒗𝟐
𝑪𝑯
𝒅𝒗𝟏
𝒅𝒕
= −𝒊𝑳 + 
𝒗𝟏 − 𝑽𝑯
𝑹𝑯
𝑪𝑳
𝒅𝒗𝟐
𝒅𝒕
= 𝒊𝑳 + 
𝒗𝟐 − 𝑽𝑳
𝑹𝑳
 (65) 
𝐶𝐻  
𝐿 
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Fig. 3.3: Bidirectional DC/DC converter circuit model during turn ON of 𝑺𝟏. 
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In Fig. the converter configuration during the intervals 1 and 4 of Fig. 3.2 (𝑆1 turned off and 
𝑆2 turned on) is illustrated. The Kirchhoff equations for the circuit this time are: 
{
  
 
  
 𝑳
𝒅𝒊𝑳
𝒅𝒕
+ 𝒊𝑳(𝑹𝑫𝑺𝒐𝒏 + 𝑹𝑫𝑪𝑹) = −𝒗𝟐
𝑪𝑯
𝒅𝒗𝟏
𝒅𝒕
= − 
𝒗𝟏 − 𝑽𝑯
𝑹𝑯
𝑪𝑳
𝒅𝒗𝟐
𝒅𝒕
= 𝒊𝑳 −
𝒗𝟐 − 𝑽𝑳
𝑹𝑳
 (66) 
Considering a complete switching period, the following state-space averaging can be derived: 
{
  
 
  
 𝑳
𝒅𝒊?̅?
𝒅𝒕
= 𝑫(?̅?𝟏 − ?̅?𝟐) − 𝒊?̅?(𝑹𝑫𝑺𝒐𝒏 + 𝑹𝑫𝑪𝑹) + 𝑫′(−𝒗𝟐)
𝑪𝑯
𝒅?̅?𝟏
𝒅𝒕
= −𝑫(𝒊?̅? +
?̅?𝟏 − 𝑽𝑯
𝑹𝑯
) − 𝑫′ (
?̅?𝟏 − 𝑽𝑯
𝑹𝑯
)
𝑪𝑳
𝒅?̅?𝟐
𝒅𝒕
= 𝒊?̅? −
?̅?𝟐 − 𝑽𝑳
𝑹𝑳
 (67) 
Finally, considering 𝐷 = ?̅?  and 𝐷′ = 1 − ?̅? , a general averaging model is derived in the 
following group of equations: 
{
  
 
  
 𝑳
𝒅𝒊?̅?
𝒅𝒕
= ?̅? ∙ ?̅?𝟏 − ?̅?𝟐 − 𝒊?̅?(𝑹𝑫𝑺𝒐𝒏 + 𝑹𝑫𝑪𝑹)
𝑪𝑯
𝒅?̅?𝟏
𝒅𝒕
= −?̅? ∙ 𝒊?̅? −
?̅?𝟏 − 𝑽𝑯
𝑹𝑯
𝑪𝑳
𝒅?̅?𝟐
𝒅𝒕
= 𝒊?̅? −
?̅?𝟐 − 𝑽𝑳
𝑹𝑳
 (68) 
Considering 𝑅𝑝 = 𝑅𝐷𝑆𝑜𝑛 + 𝑅𝐷𝐶𝑅, the previous system can be written in terms of a state-space 
averaged DC matrix that describes the converter in equilibrium: 
𝑨𝒙 + 𝑩𝒖 = 𝟎 (69) 
where 𝑥 = (𝐼𝐿 , 𝑉1, 𝑉2) represents the state variable vector and 𝑢 = (𝑉𝐻, 𝑉𝐿)  the input voltage 
vector. 
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Fig. 3.4: Bidirectional DC/DC converter circuit model during turn OFF of 𝑺𝟏. 
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Solving this matrix equation permits to obtain the following solution for 𝐼𝐿 , 𝑉1, 𝑉2 in the large 
signal domain: 
{
 
 
 
 𝑰𝑳 =
𝑫𝑽𝑯 − 𝑽𝑳
𝑹𝑯𝑫𝟐 + 𝑹𝑳 + 𝑹𝒑
𝑽𝟏 = 𝑽𝑯(𝑹𝑳 + 𝑹𝒑) + 𝑫𝑹𝑯𝑽𝑳
𝑽𝟐 =
𝑫(𝑽𝑯𝑹𝑳 +𝑫𝑹𝑯𝑽𝑳) + 𝑹𝒑𝑽𝑳
𝑹𝑯𝑫𝟐 + 𝑹𝑳 + 𝑹𝒑
 (70) 
The state-space AC equations that describe the converter in equilibrium can be written as: 
{
  
 
  
 𝑳
𝒅?̂?𝑳
𝒅𝒕
= (?̂? + 𝑫) ∙ (?̂?𝟏 + 𝑽𝟏) − (?̂?𝟐 + 𝑽𝟐) − (?̂?𝑳 + 𝑰𝑳)(𝑹𝑫𝑺𝒐𝒏 + 𝑹𝑫𝑪𝑹)
𝑪𝑯
𝒅?̂?𝟏
𝒅𝒕
= −(?̂? + 𝑫) ∙ (?̂?𝑳 + 𝑰𝑳) −
?̂?𝟏 + 𝑽𝟏 − 𝑽𝑯
𝑹𝑯
𝑪𝑳
𝒅?̂?𝟐
𝒅𝒕
= ?̂?𝑳 + 𝑰𝑳 −
?̂?𝟐 + 𝑽𝟐 − 𝑽𝑳
𝑹𝑳
 (71) 
Transforming in Laplace domain and neglecting the higher order items, the control to high-
side-voltage transfer function, the control to low-side-voltage transfer function and the 
control-to-current transfer function can be obtained: 
{
 
 
 
 
 
 
 
 
 
 ?̂?𝟏
?̂?
= −
𝑫
𝑪𝑯
?̂?𝑳𝟏
?̂?
+
𝑰𝑳
𝑪𝑯
𝒔 +
𝟏
𝑹𝑯𝑪𝑯
?̂?𝟐
?̂?
= −
𝟏
𝑪𝑳
𝒔 +
𝟏
𝑹𝑳𝑪𝑳
?̂?𝑳𝟏
?̂?
?̂?𝑳𝟏
?̂?
=
(𝒔 +
𝟏
𝑹𝑳𝑪𝑳
) [(𝒔 +
𝟏
𝑹𝑯𝑪𝑯
)
𝑽𝟏
𝑳
−
𝑫𝑰𝑳
𝑪𝑯𝑳
]
(𝒔 +
𝑹𝒑
𝑳
) (𝒔 +
𝟏
𝑹𝑯𝑪𝑯
) (𝒔 +
𝟏
𝑹𝑳𝑪𝑳
) +
𝑫𝟐
𝑪𝑯𝑳
(𝒔 +
𝟏
𝑹𝑳𝑪𝑳
) +
𝟏
𝑹𝑳𝑪𝑳
(𝒔 +
𝟏
𝑹𝑳𝑪𝑳
)
 
 (72) 
The current transfer function 
?̂?𝐿1
?̂?
 clearly describes the three order characteristic of the system 
given by the three energy storage components 𝐶𝐻 , 𝐶𝐿  and 𝐿. Since the buck charging and 
 
Fig. 3.5: Duty-cycle versus inductor averaged current. 
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boost discharging modes share the same power plant transfer function, they can share a 
unified controller. The inductor average current 𝐼𝐿 reference flow direction is the same as low 
voltage side power flow and only depends on the relationship between control duty cycle D 
and zero current duty cycle 𝐷𝑜 =
𝑉𝐿
𝑉𝐻
., as shown in Fig. 3.5  
In fact, when 𝐷 > 𝐷𝑜 → IL > 0  the converter works in buck operation mode; otherwise, 
when 𝐷 < 𝐷𝑜 → IL < 0  the converter works in boost operation mode. This means that the 
current flow direction (and so the converter operation mode) is determined by controlling the 
duty cycle. 
3.3 Three-level buck converter 
Three-level buck converter could allow a reduction of the size of the magnetic parts or a 
reduction of the switching frequency by maintaining a reasonable size of the magnetic parts. 
This makes very attractive for low current point of load converters, [76]. Moreover voltage 
stress across power switches are halved in three-level topology, provided that the input 
capacitors voltages remain balanced. This makes three-level converter very suitable in high 
voltage/high power applications [77] and, for certain voltage levels, could allow replacement 
of IGBTs with MOSFETs power devices.  
Different topologies and applications have been investigated in literature. A single-switch 
three-level converter was proposed in [78] for dimmable LED lighting. A simple ZVS 
auxiliary circuit that achieves ZVS even at no load, in order to maximize the efficiency of the 
converter for all load conditions was presented in [79]. 
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Fig. 3.6: Three-level buck converter. 
"Digital Control of Power Converter and Drives for Hybrid Traction and Wireless 
Charging" ALESSANDRO PEVERE, April 2015 
 
96 Industrial and Information Engineering PhD Programme 
3.3.1 Operating principle 
The circuit diagram of the three-level buck converter is shown in Fig. 3.5. The input voltage 
source is split with a capacitive voltage divider, whose middle point represents the neutral 
point of the converter. The output inductor is also split and symmetrically placed. The 
chopped voltage entering the output filter has three levels, i.e. 0 when both switches S1 and 
S2 are OFF, Vin/2 when one of the switches is ON (in the case the voltages across the input 
capacitors are equal), and Vin when both switches are ON. S1 and S2 are driven with the same 
duty-cycle and with a phase shift of 180°. 
Hereafter the operating modes and the output inductor ripple current of the three-level buck 
converter are analyzed. 
Operating modes 
The output current iL1 is supposed positive as the converter is operating in buck mode and is 
providing power to the load. 
1) 𝑆1 is ON and 𝑆2 is OFF 
The red point of Fig. 3.5 is connected to Vin and the green point is connected to the common 
point of the input capacitors (blue point). D1 is in inverse operation since its voltage is equal 
toVC2 − Vin ≈ −Vin/2and D2 is forced to conduct due to iL2. Thus, the total inductance (L1 +
L2 = Lo) is charged with a voltage equal toVin − VC2 − Vout ≈
Vin
2
− Vout. In this situation, 
C1discharges and C2charges of the following voltage value: 
𝜟𝑽𝑪𝟏 = −
𝟏
𝟐
𝒊𝑳𝟐 ∙ 𝜹𝟏
𝑪 ∙ 𝒇𝒔𝒘
= −𝜟𝑽𝑪𝟐 (73) 
Where δ1 is the duty cycle of S1 and ΔVCxis the variation of capacitor Cx voltage after the 
switching intervalton,1 =
δ1
fsw
. 
2) 𝑆2 is ON and 𝑆1 is OFF 
The red point is connected to the blue point (𝐷1 if forward biased) and the green point to the 
reference terminal of the input voltage source.𝐷2 is in inverse operation since its voltage is 
equal to 𝑉𝐶1 − 𝑉𝑖𝑛 ≈ −𝑉𝑖𝑛/2 and 𝐷1is forced to conduct due to 𝑖𝐿1. Thus, 𝐿𝑜 is charged with 
a voltage equal to 𝑉𝑖𝑛 − 𝑉𝐶1 − 𝑉𝑜𝑢𝑡 ≈
𝑉𝑖𝑛
2
− 𝑉𝑜𝑢𝑡 . In this situation, 𝐶1 charges and 
𝐶2discharges of the following voltage value: 
𝜟𝑽𝑪𝟏 =
𝟏
𝟐
𝒊𝑳𝟏 ∙ 𝜹𝟐
𝑪 ∙ 𝒇𝒔𝒘
= −𝜟𝑽𝑪𝟐 (74) 
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3) 𝑆1 and 𝑆2 are ON 
This condition is met when duties are above 0.5.Lo is charged with a voltage equal to Vin −
Vout and the blue point is not affected by the output current. Thus, the voltages across the 
input capacitors remains unchanged. 
4) 𝑆1 and 𝑆2 are OFF 
Both D1 and D2 are conducting and the inductance discharges with a voltage equal to −Vout. 
As well as the previous case, no current is injected into the blue point.  
Inductor ripples current analysis 
 If the input capacitor voltages are assumed to be equal to half the input voltage and δ1 =
δ2 = δ, the current ripple has the following expression: 
𝜟𝑰𝑳𝟎 =
{
 
 
 
 𝑽𝒊𝒏 ∙ (𝟎. 𝟓 − 𝜹) ∙ 𝜹
𝑳𝟎 ∙ 𝒇𝒔𝒘
, 𝜹 ≤ 𝟎. 𝟓
𝑽𝒊𝒏 ∙ (𝟏 − 𝜹) ∙ (𝟎. 𝟓 − 𝜹)
𝑳𝟎 ∙ 𝒇𝒔𝒘
, 𝜹 ≥ 𝟎. 𝟓
 (75) 
In Fig. 3.7 a comparison of current ripple as a function of duty cycle is reported in the case 
of standard two-level one-switch buck converter, a three-phase interleaved buck converter 
and the three-level version. 
The current ripple for this last topology approaches to zero when the duty-cycle is 0, 0.5 or 
1. The maximum current ripple occurs when the duty cycle is 0.25 and 0.75, being four times 
lower than the conventional two-level one-switch converter. Also in comparison with three-
phase interleaved converter, the achievable ripple reduction is significant. This enhanced 
 
Fig. 3.7: Current ripple comparison. 
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ripple performance is similar to the one that can be achieved with coupled-inductor 
interleaved buck converters, [47]. 
Therefore three-level buck converter could allow a reduction of the size of the magnetic parts 
or a reduction of the switching frequency by maintaining a reasonable size of the magnetic 
parts. 
3.3.2 Neutral-point voltage regulation 
The three-level converter benefits are fully achieved only if the input capacitor voltages are 
properly balanced to half of the input voltage. As shown in Fig. 3.8 the current io injected 
into the neutral point can be written as: 
𝒊𝒐(𝒕) = 𝒊𝑪𝟐(𝒕) − 𝒊𝑪𝟏(𝒕) = 𝑪𝟐
𝒅𝒗𝑪𝟐(𝒕)
𝒅𝒕
− 𝑪𝟐
𝒅𝒗𝑪𝟏(𝒕)
𝒅𝒕
= 𝑪
𝒅
𝒅𝒕
[𝒗𝑪𝟐(𝒕) − 𝒗𝑪𝟏(𝒕)] (76) 
Thus, the voltage difference between the two capacitors within a switching period is: 
[𝒗𝑪𝟐 − 𝒗𝑪𝟏] =
𝟏
𝑪
∫ 𝒊𝒐 ∙ 𝒅𝒕 =
𝟏
𝑪
[∫ 𝒊𝑳𝟐 ∙ 𝒅𝒕|
𝑺𝟏𝑶𝑵
+∫𝒊𝑳𝟏 ∙ 𝒅𝒕|
𝑺𝟐𝑶𝑵
] (77) 
In theory, if the duty cycles δ1 and δ2 remain the same and operating condition is steady-state 
(this meansiL2 = iL1), the two integrals have opposite values, so the capacitor voltages are 
supposed to remain balanced. Obviously, the instantaneous voltage ripple depends on the 
value of the two capacitors. During a transient, the current values of iL1  and iL2  are 
dynamically changing within a switching period, resulting in an unbalance situation for vC1 
and vC2 . Therefore the voltage unbalance ΔvC = vC1 − vC2  has to be dynamically 
compensated to avoid dangerous operations of power devices. 
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The method proposed here is resumed in the block diagram of Fig. 3.9. The duty cycle d1 is 
controlled in order to regulate the current flowing in inductorL1, whilst the duty cycle d2 is 
controlling the voltage unbalance between the two input capacitors. The effectiveness of the 
proposed scheme is demonstrated by simulation analysis, as reported hereafter. 
In the results of Fig. 3.10 the output current (actual in green, reference in red) and the voltage 
difference across the input capacitors (actual in green and average value within Tsw in blue 
line), are reported during a current transient without any balancing control. As one can notice 
the voltages across the two input capacitor experience a transient condition leading to 
permanent unbalance after the transient has expired. The amount of the unbalance voltage is 
limited due to the adopted value of input capacitance, the value of the output current reference 
and the current loop dynamics. 
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Fig. 3.8: Current in the input capacitors. 
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Fig. 3.9: Capacitor voltage unbalance compensation scheme. 
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Fig. 3.10: Output current and capacitor voltage difference during a transient condition (start-
up) and at steady-state without any unbalance control. 
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The same test is considered in the results of Fig. 3.11. In this case voltage unbalance 
control loop is active and the dc value of 𝑣𝐶1 − 𝑣𝐶2 is driven to zero after the initial transient 
condition, proving the effectiveness of the proposed unbalance control method. 
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Fig. 3.11: Output current and capacitor voltage difference during a transient condition (start-
up) and at steady-state with active unbalance control. 
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3.4 Interleaved zero current transition 3L buck converter 
Various zero current transition (ZTC) techniques that have been proposed to mitigate 
switching problems dealing with IGBTs could be also applied to the three-level non-
isolated converters. Some references proposed the use of a resonant circuit for zero 
current transition, but especially for the TL topologies this circuit adds significant 
complexity. 
In [80], a simple ZCT scheme was proposed, providing the advantages of both soft 
switching and interleaving. The switch turn-on and diode reverse recovery losses are 
reduced by using an interleaved converter configuration with small commutation 
inductors. The topology of this ZCT three level buck converter is reported in Fig. 3.12. 
Compared with the hard-switched PWM converter, the following improvements can be 
achieved using this ZCT topology. 
 The switch voltage and current stresses are not increased, and there are no 
significant restrictions on the range of operating duty ratios. 
 Each switch operates at two times lower switching frequency and conducts half of 
the time. 
 Both switches in the interleaved ZCT configuration participate in the power 
processing function of the converter and share the power equally. 
 
Fig. 3.12: Interleaved ZCT 3L buck topology [80]. 
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 The small auxiliary inductors 𝐿1, 𝐿2, 𝐿3, 𝐿4 enable the ZCT turn-on and reduced 
switching losses, whereas the larger inductor 𝐿0  results in CCM operation with 
good average current sharing and low current ripple. 
Fig. 3.13 shows the main waveforms of the converter, i.e. switches commands 𝑆1, 𝑆2, 𝑆3, 
𝑆4, inductor currents, one switch current and one diode current. 
3.4.1 Implementation in PLECS 
A simulation model of the ZCT three-level buck converter has been implemented in the 
standalone PLECS, in order to verify the effectiveness of the proposal and to highlight the 
specific features of this topology. 
The implementation circuit within PLECS has been reported in Fig. 3.14. 
 
Fig. 3.13: Interleaved ZCT 3L buck main waveforms [80]. 
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The same theoretical waveforms of Fig. 3.13 has been achieved with the simulation scheme 
and are shown in Fig. 3.15. 
 
Fig. 3.14: Interleaved ZCT 3L buck PELCS implementation. 
 
Fig. 3.15: Interleaved ZCT 3L buck PELCS simulation. 
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3.5 Proposed multiphase 3L buck converter 
In this section, the new multiphase interleaved three-level buck converter is introduced [109]. 
The main objective is to exploit the advantages of this configuration, i.e. split the output 
current between two inductors, increase both the energy density and the equivalent switching 
frequency seen at the output, but preserving the three-level topology. 
As it is shown in Fig. 3.16 this converter is composed mainly by four switches, four diodes 
and four inductors. S1 and S2 refer to the same phase PH1 and they are driven in the same 
way of a conventional three-level buck converter, i.e. identical duty-cycles phase shifted by 
180 degrees. On the other side, S3 and S4 form the otherthree-level buck phasePH2.These 
switching commands are still phase shift by 180° one to each other, but they are shifted by 
90° and 270°with respect to S1 and S2. 
In Fig. 3.17, the output current, the current of each inductor and the switching commands are 
reported. One can notice that the equivalent switching frequency seen by the output is doubled 
compared to the standard three-level topology and four times with respect to a single-phase 
two-level buck converter. 
The current ripple behavior of two phase interleaved three-level buck is thus comparable with 
a four phase interleaved standard buck converter. Also the same figure shows how a converter 
phase experiences only a half of the total average output current. 
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Fig. 3.16: Proposed multiphase interleaved 3L buck topology. 
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3.5.1 Switching modes 
In this section the operating modes and switching intervals of the proposed topology are 
presented and discussed. The actual case of d < 0.25 is considered as a practical case and 
extension to other operating conditions is straightforward. 
A full switching period is depicted in  
Fig. 3.18, where current waveforms and sub-intervals I1 − I8 are shown within a switching 
period Tsw. Each inductor current (iL1, iL2, iL3, iL4), phase current (iph1 = iL1 + iL2, iph2 =
iL3 + iL4) and output current (iout = iL1 + iL4 = iL3 + iL2) are represented. One can notice 
that phase currents iph1 and iph2 experience ripple components at twice the frequency of a 
single inductor configuration. Moreover, the ripple on the output current iout is at four times 
the switching frequency, providing the same result of a four-phase interleaved standard buck 
converter. 
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Fig. 3.17: Output current, phase currents and command signals for the proposed multiphase 
interleaved three-level buck topology. 
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Within this general switching pattern five switching modes can be identified and related to 
the sub-intervals, as it will be discussed hereafter. 
Mode 1 (charging inductor 𝐿1) 
In this switching mode switch 𝑆1 is turned on, while 𝑆2, 𝑆3 and 𝑆4 are all turned off. The 
equivalent circuit is shown in Fig. 3.19. Inductor 𝐿1  charges at a rate determined by the 
following voltage: 
𝑡 [𝑠] 
𝑖𝐿   
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Fig. 3.18: Switching states of the proposed multiphase interleaved three-level buck converter: 
current waveforms and intervals during a switching period. 
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Fig. 3.19: Operating mode 1 equivalent circuit (interval 1). 
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𝒗𝑳𝟏 = (
𝑽𝒅𝒄
𝟐
− 𝑽𝒐) − 𝒗𝑳𝟐 − (𝑽𝑴𝟏 + 𝑽𝒅) (78) 
where vL1and vL2 are the voltages across L1and L2, VM1 and Vd are the voltage drops across 
the switch and the diode, respectively. The corresponding interval is I1. The current i0flowing 
through the neutral point is equal to iL1. 
Mode 2 (circulating inductor currents) 
In mode 2 all switches are turned off (see Fig. 3.20) and the corresponding intervals are 
I2, I4, I6, I8. All inductors currents decrease with the same slope determined by the following 
voltage equation: 
𝒗𝑳𝟏 + 𝑽𝒐 + 𝒗𝑳𝟐 + 𝟐𝑽𝒅 = 𝟎 (79) 
Mode 3 (charging inductor 𝐿3) 
In mode 3 only switch S3 is turned on, while S1, S2 and S4 are all turned off. The equivalent 
circuit is shown in Fig. 3.21. The inductor L1 charges at a rate determined by the following 
voltage: 
𝒗𝑳𝟏 = −𝒗𝑳𝟐 − 𝑽𝒐 − 𝟐𝑽𝒅 (80) 
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Fig. 3.20: Operating mode 2 equivalent circuit (intervals 2, 4, 6, 8). 
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The corresponding interval is 𝐼3. The current 𝑖0flowing through the neutral point is equal to 
−𝑖𝐿3. 
Mode 4 (charging inductor 𝐿2) 
In mode 4 only switch S2 is turned on, while S1, S3 and S4 are all turned off. The equivalent 
circuit is shown in Fig. 3.22. The inductor L2 charges at a rate determined by the same voltage 
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Fig. 3.21: Operating mode 3 equivalent circuit (interval 3). 
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Fig. 3.22: Operating mode 4 equivalent circuit (interval 5). 
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of (78). The corresponding interval is I5. The current i0flowing through the neutral point is 
equal to −iL2. 
 
Mode 5 (charging inductor 𝐿4) 
Finally, in mode 5 only switch S4 is turned on. The equivalent circuit is shown in Fig. 3.23. 
The inductor L4 charges at a rate determined by the same voltage of (80). The corresponding 
interval is I7. The current i0 flowing through the neutral point is equal to iL4. 
3.5.2 Simulation analysis 
A simulation model of the proposed multiphase interleaved NPC three-level buck converter 
has been implemented in the standalone PLECS tool, including conduction and switching 
loss models of the power devices. Main parameters of the system are reported in Appendix. 
Extensive simulation have been performed in order to verify the effectiveness of the proposal 
and to highlight the specific features of this converter, mainly phase and output current ripple 
reduction, nested current/voltage control scheme and current sampling issues. Finally some 
preliminary efficiency figures will be reported. 
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Fig. 3.23: Operating mode 5 equivalent circuit (interval 7). 
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Phase and output current ripple reduction 
The use of multiple switching devices fulfilling the same function offers a possibility to split 
the converter into smaller units processing a fraction of the output power. When the units 
operate in the so-called interleaving operation; a phase shift between their switching signals 
improves the operation of input and output filters. 
As already shown in Fig. 3.17, the behavior of each inductor, phase and the output current is 
a function of the operating condition. A certain number of simulation case have been 
considered in order to prove the strong reduction of the ripple current in the output current 
with respect to a single phase design and as a function of the converter duty cycle. The 
obtained results are shown in Fig. 3.24. One can notice that the peak value of the output 
current ripple is about one fourth of the one of a single phase and it is obtained for certain 
values of duty cycle (i.e. 12.5%, 37.5%, 62.5%, 87.5%). 
 
Fig. 3.24: Current ripples as a function of duty-cycle. 
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Voltage/current control and current sampling issues 
The block diagram of the average voltage/current control loops adopted to test the 
performance of the proposed converter is shown in Fig. 3.25.  
Each current controller allows the regulation of one half of each phase current. The reasons 
behind this choice will be explained hereafter. The reference input i∗ is common to both 
current loops, thus achieving current sharing between the two phases. Sampling of the 
average value of each inductor current is a strong issue for this converter, as current is not 
purely triangular. Therefore it is not possible to obtain the average current value by adopting 
a sampling instant being simply linked to the switching sequence, as it normally happens in 
standard converters operating in CCM. This is the reason why phase currents are considered 
instead. Since they are triangular with a ripple at twice the switching frequency, the average 
value can be simply obtained by sampling synchronously with switching period. 
Unfortunately this choice does not allow current sharing between each inductor, being 
however an issue of relatively significance. 
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Fig. 3.25: Two-phase three-level interleaved buck average voltage/current control scheme. 
 
Fig. 3.26: Voltage reference step from 𝟎𝐕 to 𝟏𝟒𝟎 𝐕 and load reduction at 𝐭 = 𝟐. 
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Steady-state and transient operating conditions are considered in the test results of Fig. 3.26 
and Fig. 3.27. A voltage reference step from zero to 140 V (d = 0.2) has been simulated 
under constant and varying load conditions. Output voltage, phase, output currents and 
inductor currents and neutral-point voltage have been reported in both cases. One can notice 
that the initial transient step reference voltage is properly controlled with a relatively fast 
dynamics. Also the ripple amplitude reduction (phase-to-inductor and output-to-phase)is 
clearly visible. Also the transient behavior to a load step (reduction and increase) is shown. 
One can notice that a damped oscillation of the neutral point voltage is reported during 
transient output voltage/current operating conditions. The oscillation are naturally damped in 
this case, as no closed loop voltage balancing scheme has been adopted. In fact the extension 
Fig. 3.28three-level converter to multiphase topologies is not trivial and further investigations 
are needed, being therefore the topic of a future paper by the author of this dissertation. 
 
Fig. 3.27: Voltage reference step from 𝟎𝐕 to 𝟏𝟒𝟎 𝐕 and load increase at 𝐭 = 𝟐𝐬. 
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Efficiency maps 
A set of efficiency measurements in different output power and voltage ratio operating 
conditions has been carried out on the simulation test bench, aiming at providing a rough idea 
of the performance of the proposed topology. Each switch loss has been modeled with the 
thermal library in PLECS, referring to the datasheet of the actual power devices. Commercial 
silicon carbide power MOSFETs (SCT2120AF) and diodes (SCS230AE2) have been 
considered. Inductor losses have been modeled using modeling tools available from magnetic 
manufacturers, [81]. Some results are reported in Fig. 3.28, where the efficiency of the 
proposed converter is mapped as a function of the output power and for two different values 
of the output voltage. Further analysis and comparisons with classical two-level interleaved 
topologies is quite interesting and will be the scope of future paper by the author of this 
dissertation. 
 
Fig. 3.28: Efficiency figures of the proposed three-level interleaved buck converter. 
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4 BI-DIRECTIONAL 
CONVERTER FOR HYBRID 
TRACTION 
4.1 Introduction 
The transition from internal combustion engine (ICE) vehicles to pure electric vehicles (EVs), 
or hybrid electric vehicles (HEVs) is very attractive and desirable, but there are still open 
issues and possible optimizations to be investigated.  
Hybrid electric vehicles is one of the solutions to address those issues, because the fuel 
economy can been improved by optimizing internal combustion engine efficiency, 
regenerating brake energy and shutting down ICE during the idle time. Researchers all over 
the world are facing several technical development areas concerning HEV components, 
systems and control strategies, [57]-[61]  
Efficiency, lifetime, stability and volume issues has pushed the analysis of a number of 
bidirectional conversion solutions, both for the energy transfer to/from the storage element, 
[6]–[9], and to/from the electric machine side, [66], [67]. The motor drive system is constantly 
under frequent start/stop and high acceleration/deceleration rates. The motor drive should 
exhibit a high ratio of torque/inertia and power/weight, high maximum torque capability, high 
speed, low level of audible noise, low maintenance, small size, low weight, reasonable cost, 
high efficiency over low and high speed ranges and energy recovery on braking, [67]. 
Induction or synchronous three-phase electric machines are commonly adopted, driven by 
two level inverters. Recently, multilevel power converters has emerged as a technical way to 
improve motor drives performance, [21] [22] [66]. As already stated in Chapter 2, a clear 
advantage of multilevel inverters is the improved voltage waveform and lower dv/dt and 
common-mode voltage, leading to lower stresses on motor windings and bearings. The 
reduced voltage levels on power switches allow to choose among lower on-resistance devices, 
aiming at higher efficiency figures. 
Among the three main multilevel topologies, the diode clamped inverter (NPC) topology has 
been found to be a suitable solution, [30]. The active version of that converter, namely the 
active NPC inverter, is gaining lot of attention in the last years due to the possibility of solving 
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one problem of the standard configuration, i.e. the unequal losses distribution among the 
power switches, by introducing more degrees of freedom, [21]. Associated with multilevel 
inverter based drives is the problem of dc bus voltage balancing, normally solved by a proper 
modulation strategy employing redundant configurations of power switches (see Chapter 2). 
Energy transfer to/from the storage element (battery, super-capacitors, and so on) is dealt by 
proper bi-directional dc/dc converters, [62]–[65]. Interleaving topologies and control 
techniques are normally employed due to a number of beneficial issues, such as the reduction 
of the device stress by separating power into multiple phases, reduction of the filter size by 
increasing the effective frequency and reduction/cancellation of current ripple effect. This 
last feature could also leads to other beneficial technology changes, such as the replacement 
of aluminum electrolytic capacitors with film or ceramic capacitors, therefore providing 
improvement of the equivalent series resistance, power density and reliability in a rugged 
thermal environment. 
In this section a practical and novel solution for a hybrid traction system is described. It is 
based on a surface permanent magnet (SPM) synchronous motor drive supplied by a three 
level active neutral point clamped (ANPC) inverter and a bidirectional half-bridge interleaved 
converter on the battery side. Design issues, optimization (especially from the efficiency 
point-of-view) and advantages of the considered system architecture are analyzed through 
simulations with Matlab/Simulink and PLECS tools. Experimental results are based on a 
prototype test bench, composed by two external rotor permanent magnet synchronous 
machines with the same speed/torque/power rating and connected to the same shaft, intended 
to emulate a hybrid traction system. The drive system is controlled by multiple digital signal 
controllers based on a TMS320F28035 DSP. 
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4.2 System overview 
The proposed system architecture is a two-stage power converter controlled by digital signal 
controllers, as shown in Fig. 4.1. The electric machine is fed by a three-phase three-level 
active neutral point clamped inverter. The middle dc bus feeds a four-phases interleaved half-
bridge converter connected to the battery pack, having two operating modes: buck and boost. 
In the boost mode, power is transferred from the battery to the motor drive, e.g. during startup 
or to provide a torque boost to the ICE. In the buck mode excess mechanical energy available 
at the mechanical shaft is recuperated back into the battery pack. Electric machine is driven 
accordingly. Indeed the proposed system can be used also as stand-alone battery charger and 
pure electric vehicles. The power rating of the electric machine is about 4 𝑘𝑊, due to the 
requirements of the considered application. The battery voltage level is a standard value 
(28 𝑉), leading to a rated current of about 150 𝐴. The intermediate dc bus voltage has been 
fixed to 150 V. Electric machine design has been optimized for the available dc bus voltage. 
4.2.1 Four-phase interleaved half-bridge converter 
As already shown in Fig. 4.1 a bidirectional half-bridge interleaved converter is designed. 
The battery side has high current and in order reduce the Joule device losses this stage is 
composed by 4 phases. This is a good compromise solution between the increase of 
complexity/cost of the converter and its efficiency. The advantage of interleaved converter is 
that, for a given ripple current specification, the required inductance or the switching 
frequency can be lowered. Main parameters of the designed converter are shown in Tab. 7.6. 
 
Fig. 4.1: Proposed system overview. 
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4.2.2 Three-phase active NPC inverter 
The active NPC inverter is a variant of the standard NPC topology (described in Chapter 2), 
where additional active switches in anti-parallel to the clamping diodes are introduced, as 
depicted in Fig. 4.1. The additional switches make new switch states and new commutations 
possible compared to the standard NPC inverter. In particular they allow a specific utilization 
of the upper and lower path of the neutral point, thus affecting the distribution of conduction 
and switching losses, [12]. Therefore a mitigation of the loss distribution problem present in 
the standard NPC topology can be achieved and a higher power density obtained. The 
parameters of the ANPC converter are given in Tab. 7.7. 
4.2.3 Electric machine 
The machine used in this work is a SPM synchronous motor with 18-pole and 27-slot 
machine able to deliver 10 𝑁𝑚 of nominal torque and more than twice that as peak torque. 
For space saving, an outer rotor is adopted. It allows a more compact machine with a higher 
torque density to be obtained. In addition, a tooth-wound, in the inner stator structure, is 
chosen in order to reduce the copper weight and, consequently, cost and Joule losses. The 
whole set of the electric machine parameters are given in Tab. 7.8 and a sketch of its structure 
is shown in Fig. 4.2. 
The EM constant torque loci are reported in Fig. 4.3, such maps have been obtained by a 
finite element analysis (FEM). The MTPA trajectory line is only in q-axis up to twice the 
nominal current, so this demonstrated the typical isotropic behavior of the SPM machine. 
 
Fig. 4.2: EM lamination sketch. 
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This electric machine is able to deliver 10 𝑁𝑚 of nominal torque and more than twice that as 
peak torque during starting-up phase of the engine. As shown in Fig. 4.4 the maximum value 
of the required torque is 10 𝑁𝑚 at 2200 𝑟𝑝𝑚 and the maximum peak power is 2.5 𝑘𝑊 at 
2500 𝑟𝑝𝑚. 
Machine performances have been estimated with FEM analysis. The fundamental equations 
used for losses calculation are reported below. In particular the copper losses are: 
𝑷𝒋 = 𝟑𝑹 ∙ 𝑰
𝟐 (81) 
 
Fig. 4.3: Constant torque loci of the EM (current values are the peak ones). 
 
Fig. 4.4: Nominal torque and power characteristics of the EM prototype. 
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in which 𝑅 is the winding phase resistance and 𝐼 is the rms phase current. The iron losses are 
estimated by: 
𝑷𝒊𝒓𝒐𝒏 = 𝑷𝒔,𝒔𝒕𝒆𝒆𝒍 ∙ (𝒌𝒉𝒚𝒔𝒕 ∙
𝒇
𝟓𝟎
+ 𝒌𝒆𝒄𝒄 ∙
𝒇𝟐
𝟓𝟎𝟐
)(
?̂?
𝑰
)
𝟐
 (82) 
where 𝑃𝑠,𝑠𝑡𝑒𝑒𝑙 is the specific loss of the lamination steel (given at ?̂? =  1 𝑇 and 𝑓 =  50 𝐻𝑧) 
and 𝑘ℎ𝑦𝑠𝑡 , 𝑘𝑒𝑐𝑐  are two coefficients that indicate the contribution of hysteresis and eddy 
currents losses respectively. Finally the mechanical losses are calculated as: 
𝑷𝒎 = 𝒌𝑷𝒐𝒖𝒕 ∙ √𝒏 (83) 
where 𝑘 is a coefficient in the interval [0.6;  0.8], 𝑃𝑜𝑢𝑡 is the mechanical power (in 𝑘𝑊 ) and 
𝑛 is the rotor speed expressed in 𝑟𝑝𝑚. 
 
Fig. 4.5: EM efficiency map. 
Therefore, from the equations (81)-(83) the efficiency maps, reported in Fig. 4.5, has been 
computed into the EM working regions.  
The real EM working points are also drawn in order to underline the actual efficiency 
achieved. 
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4.2.4 Design choices 
With ANPC converter the voltage rating of power switches is halved with respect to the two-
level topology and so better performance may be expected. A search of optimal number of 
device in parallel has been done in order to increase the efficiency of converter. Joule losses 
have been reduced with the adoption of more devices in parallel but the cost of the overall 
converter is consequently increased. The switching losses and conduction losses in fact 
become a dominant factor in the total power loss for power electronics converters. A simple 
yet reasonably accurate method of estimating power switching losses is based on device 
datasheet information. The main parameters of the power switches used in this work are 
reported in Tab. 7.9. Commonly used formulae, [16], for estimating the switching losses, 
𝑃𝑠𝑤, and conduction losses 𝑃𝑜𝑛 are: 
𝑷𝒔𝒘 =
𝟏
𝟐
𝑰𝒅𝑽𝒅(𝒕𝒓 + 𝒕𝒇)𝒇𝒔𝒘 (84) 
𝑷𝒔𝒘 = 𝑹𝒐𝒏𝑰𝒅 (85) 
where 𝐼𝑑  and 𝑉𝑑  is the current and the voltage of device respectively, 𝑓𝑠𝑤  is switching 
frequency, 𝑡𝑟 = 𝑡𝑟𝑖𝑠𝑒
′′ 𝐼𝑑 the turn-on switching time and 𝑡𝑓 = 𝑡𝑓𝑎𝑙𝑙
′′ 𝐼𝑑 turn-off switching time. 
Equations (84) and (115) have been used to calculate the total losses of ANPC inverter and 
DC/DC converter.  
In addition to switching losses, also conduction losses in the inductors have to be taken into 
account. Calculation can be simply done with (115) and parameter in Tab. 7.9. 
The power consumption of converter control electronics can also be included and are 
estimated in the worst case as 40 𝑊 when driving 3 power devices in parallel. This choice 
will be shown hereafter to be the optimal one. In Fig. 4.6-Fig. 4.7 the loss analysis results are 
shown as a function of different number of power device in parallel and at two different dc 
bus voltage values: low, 𝑉𝑑𝑐  =  50 𝑉 , and high, 𝑉𝑑𝑐 = 150 𝑉. 
Both with low and high dc bus voltage, it is possible to notice that a good solution from the 
efficiency point-of-view is to have 3 switches in parallel. 
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Fig. 4.6: Constant efficiency maps of total converter (DC/DC an NPC) as a function of the 
parallel device number with 𝑽𝒅𝒄  =  𝟓𝟎 𝑽. 
 
Fig. 4.7: Constant efficiency maps of the overall converter (DC/DC an NPC) as a function of 
the parallel device number with 𝑽𝒅𝒄  =  𝟏𝟓𝟎 . 
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Fig. 4.8: Constant efficiency maps of the overall converter (DC/DC an NPC) as a function of 
the dc link voltage with 𝑽𝒂𝒄  =  𝟐𝟎 𝑽𝒓𝒎𝒔. 
 
Fig. 4.9: Constant efficiency maps of the overall converter (DC/DC an NPC) as a function of 
the dc link voltage with 𝑽𝒂𝒄  =  𝟔𝟎 𝑽𝒓𝒎𝒔. 
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An additional efficiency analysis is carried out by considering that condition and different 
values of the dc bus voltage and ac inverter output voltage, i.e. low value, 𝑉𝑎𝑐  =  20 𝑉𝑟𝑚𝑠, 
and high value, 𝑉𝑎𝑐  =  60 𝑉𝑟𝑚𝑠. 
The results are reported in Fig. 4.8-Fig. 4.9. With different values of the output ac voltage, 
i.e. at different rotor speeds, the highest efficiency is achieved with the lowest allowable value 
of the dc bus voltage, also considering the current level (i.e. torque) span over the rated 
machine conditions. 
4.3 Control method 
The proposed control system is equipped by three independent but interacting digital signal 
controllers (DSPs), one for the implementation of the electric machine and ANPC control 
algorithms (DSP master), and two for each two-phase interleaved DC/DC converter control 
(DSP slaves).  
Each phase of the DC/DC converter has its current and voltage battery control (generating 
phase) or dc bus voltage control (motoring phase). The NPC converter has torque motor 
control (motoring phase) or dc bus voltage control (generating phase). The overall block 
diagram of the control scheme is shown in Fig. 4.10. The operating mode (motoring or 
generating) is controlled by a logical state (“G/M” in the diagram), provided by the vehicle 
management and control unit.  
Motor Operation Mode (BOOST) 
The machine is operated in motoring mode at the thermal engine starting or when torque 
boost is required. The DC/DC converters are operated in boost mode and dc bus voltage is 
controlled to the rated value, while the electric machine is speed or torque controlled.  
4.3.1.1 Generator Operation Mode (BUCK) 
In generating mode the (braking) torque of the electric machine is controlled in order to 
maintain a constant dc bus voltage, whilst the dc/dc converters are controlled in buck mode 
to regulate battery current. Reference battery current calculation and control of battery 
voltage are performed inside the“Battery Management” unit. 
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Fig. 4.10: Overall converter control scheme. 
4.4 Simulation results 
The simulation results reported hereafter are mainly intended to show the behavior of the 
hybrid system under the different operating modes. Matlab/Simulink and Plecs tools have 
been adopted and actual implementation constraints, such as switching level simulation of 
both the converters and discrete time control, have been considered in order to obtain reliable 
results and allow system tuning and optimization of control performance. A simple but 
effective torque/speed model of the thermal engine has been developed, that however does 
not include the torque ripple effects. 
4.4.1 Dc-link pre-charge at ICE start-up 
Fig. 4.11 shows the startup of the thermal engine and pre-charge of the dc bus. The thermal 
engine starts at 50 𝑟𝑝𝑚  and follows its torque-speed characteristic up to 800 𝑟𝑝𝑚 . The 
electric machine works in generator mode, without any control as the NPC inverter control is 
off, and it acts therefore as a pure rectifier up to 50 𝑉 . The difference between 
electromechanical and load torque is due to friction. 
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Fig. 4.11: Thermal engine start-up and pre-charge of the dc-link (electromechanical and load 
torque, rotor speed and dc-link voltage). 
4.4.2 Dc-link charge through SPM braking 
After a certain voltage level (i.e. about 30 𝑉 ) the control is switched on and boosting of the 
dc bus voltage up to the nominal value of 150 𝑉 can be achieved by a proper control of the 
electric machine (braking) torque, as shown in Fig. 4.12. Then a power demand from the load 
side is simulated (battery or resistive) and the dc/dc interleaved converter works in buck 
mode. Motor speed follows the torque/speed characteristics of the thermal engine. 
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Fig. 4.12: Boosting of the dc-link and load power demand (reference and actual dc-link 
voltage, electromechanical torque, rotor speed).  
4.4.3 Battery Charging (i.e. Control of Battery Voltage) 
In Fig. 4.13 the startup of the dc/dc converter is shown and charging of the battery considered. 
In the first phase, the battery voltage has a value of 25 𝑉 , simulating a low state-of- charge 
condition, and charges the capacitor of the output filter of the dc/dc converter, which is 
considered to be initially discharged. This provides a (negative) and relatively high value of 
the battery current. In the second phase, the battery is charged to a value of 28 V . Finally, a 
power demand from the load side, i.e. in parallel with the battery, is simulated. In order to 
reduce the simulation time, a lower value of the capacitor of the battery equivalent circuit has 
been considered. This is not a limiting condition as it provides a harder (higher bandwidth) 
requirement to the battery current control loop. 
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Fig. 4.13: Battery charge during buck mode (reference and actual battery voltage, limit and 
actual battery current). 
4.4.4 Charge of dc Bus from Battery 
Charging of the dc bus from battery is considered in the simulation results of Fig. 4.14. The 
battery voltage is supposed at the rated value of 28 V and dc/dc converter is operated in the 
boost mode. A resistive load is also considered in parallel to the bus capacitor, emulating the 
load of the electric machine during the motoring phase. 
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Fig. 4.14: Dc-link charge during boost mode (reference and actual dc-link voltage, limit and 
actual dc-link current). 
4.4.5 Generator Mode of SPM Machine 
The generator mode of the SPM motor is considered in the results of Fig. 4.15. The thermal 
engine is started while the electric machine torque is kept controlled to zero. After 10 ms the 
machine reference torque is raised. The typical phase-to-phase output voltage of the NPC 
inverter and motor phase current are shown. 
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Fig. 4.15: Generator mode SPM machine (phase-to-phase voltage, phase current, 
electromagnetic torque, rotor speed). 
4.4.6 Full Start-up of Diesel Engine from Battery Source 
In Fig. 13, simulation results for a full startup performed on battery power are shown. Ignition 
of the ICE is achieved by means of the electric machine working in motoring mode, 
confirming the suitability of the system to be employed as an ISA (Integrated Starter 
Alternator). The dc bus is first charged, and then maintained to the reference value by the 
boosting dc/dc converter. The motor is speed controlled to a minimum value (according to 
the diesel engine minimum working speed), but a large torque feed-forward is added to the 
usual reference torque. In the simulation, some approximations have been made, such as the 
use of an arbitrary load torque (which has been experimentally acquired during an actual 
engine startup). The first trace on the graphs is the rotor speed, which is strictly related to the 
load and generated torque (second axis). The last traces show how, even with a low-capacity 
battery and high starting torque (thus high dc bus currents) the dc bus voltage is correctly 
regulated by the boost. 
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Fig. 4.16: Full start-up of diesel engine (rotor speed, electromagnetic and load torque, dc-link 
current, battery voltage, dc-link voltage). 
4.5 Drive prototype 
The electronics of the proposed drive system has been split into five electronic boards (: 
 power section; 
  auxiliary systems (e.g. low-power supply, gate drivers, capacitors, current sensors, 
etc.); 
 ANPC controller (DSP master); 
 two identical DCDC controllers (DSP slaves). 
The power section has been realized on an insulated metal substrate (IMS) for robustness and 
better heating dissipation, as shown in Fig. 4.17. It includes all the power devices for ANPC 
inverter, DC/DC converters and battery inversion protection devices. Every switch of the 
power converters is physically realized by paralleling three devices, in order to increase the 
efficiency of converter, handle the high-current ratings of the low-voltage subsystem (i.e. the 
battery side of the converter) and allow a certain degree of overload on the electric machine 
side, as already discussed in section 4.2.4. 
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Fig. 4.17: Power board prototype. 
The bidirectional half-bridge interleaved converter is composed by 4 phases, in order to split 
the high-current paths and allow a reduction of the total magnetic energy handled by the 
inductive components for a given output current ripple specification and at a given value of 
the switching frequency of each power device, [62]-[65]. 
This represents a good compromise between complexity and cost increase of the converter 
from one side, and efficiency from the other. Main parameters of the DC/DC converter are 
resumed in Tab. 7.6. The ANPC inverter is a derivation of the standard NPC topology, where 
additional active switches in anti-parallel to the clamping diodes have been introduced. The 
additional switches make more possible states compared to the standard NPC inverter. 
Particularly, they allow a specific utilization of the upper and lower path of the neutral point, 
thus affecting the distribution of conduction and switching losses, [21]. Therefore a mitigation 
of the loss distribution problem present in the standard NPC topology could be achieved. 
Main parameters of the ANPC converter are resumed in Tab. 7.7. At the moment the active 
feature of the converter is not used and neutral point clamping devices are always commanded 
in the off state, allowing only diode conduction for standard NPC operations. Further 
investigations will be done in the near future to exploit the benefits of active clamping feature. 
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Fig. 4.18: Control sections and auxiliary board. 
The control section of the proposed system is equipped by three independent but interacting 
digital signal controllers, i.e. TMS320F28035, one for the execution of the electric machine 
control algorithm and two for two-phase DC/DC control, as shown in Fig. 4.18. 
Communication among the three controllers is realized by means of I2C bus. Auxiliary 
systems, such as low- power supplies, dc-link and output capacitors, current sensors, and the 
digital controllers are hosted on a separate board, providing also interconnection with the 
power board (see again Fig. 4.18). 
4.6 Experimental results 
The experimental test-bench used to verify the proposal of this section is composed by two 
external rotor permanent magnet synchronous machines with the same speed/torque/power 
rating and connected to the same shaft. The first one acts as an integrated starter alternator 
and is fed by the three-phase three-level ANPC inverter. On the other side, the DCDC 
converter can be connected either to a power supply or to a battery pack. The second SPM is 
intended to emulate an internal combustion engine (or a constant load torque, in the proposed 
experiments), in order to simulate hybrid traction system, and is driven by standard drive 
(Gefran). A high-accuracy digital power analyzer has been adopted for input and output 
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power measurements on the NPC inverter. A photograph of the experimental setup is shown 
in Fig. 4.19. 
 
Fig. 4.19: Experimental setup. 
All the controllers are synchronized to the PWM generation, i.e. at 10 KHz for electric 
machine and 50 kHz for the interleaved DCDC converter. A hardware signal is used to 
provide the required phase shift of the carriers for the two slave controllers, in order to provide 
a real 4 phase interleaving. 
The results shown in Fig. 4.20, Fig. 4.21 and Fig. 4.22 are referred to the DC/DC converter. 
Operation in buck and boost modes are considered in the two power flow directions. A proper 
resistive load is considered in the experiments. In Fig. 4.20 transient and steady state buck 
mode is shown for 28 𝑉 and 25 𝐴 output voltage and current respectively. The input voltage 
of the dc-link is kept constant at 150 V by an auxiliary power supply. In this experiment only 
two phases (and one control board) are adopted. In the results of Fig. 4.21 the same converter 
is operated in boost mode, having 28 𝑉 input voltage on the battery side and providing 120 
V on the dc-link. Finally, in the results of Fig. 4.22 a steady-state condition is reported 
showing the output phase current (including the effect of 2 phases) and the contribution of 
only one phase. The ripple reduction and equivalent frequency of the output current due to 
interleaving is clearly visible. 
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Fig. 4.20: Buck mode operation of the DC/DC converter in the case of a resistive load: current 
(top) and voltage (bottom). 
 
Fig. 4.21: Boost mode operation of the DC/DC converter in the case of a resistive load: current 
(top) and voltage (bottom). 
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Fig. 4.22: Detail of the output current for 2-phases. 
Operation of the electric machine side converter is considered in the results of Fig. 4.23, Fig. 
4.24 and Fig. 4.25. The machine works in motoring conditions and the load torque is provided 
by the auxiliary machine/drive already discussed. 
In Fig. 4.23 a transient speed response to a linear reference from 0,1 𝑝𝑢 to 0,25 𝑝𝑢 at no 
load is considered. Motor speed, actual 𝑞-axis current, motor phase 𝑎 current and the ac 
component of the dc-link voltage are shown. The shape of the shown variables is typical, but 
the dynamics of the response is relatively slow due to the high inertia of the motors. One can 
notice that the regenerative behavior of the drive after target speed is reached, causing 
overvoltage of about 4 𝑉 on the dc-link. Also steady-state and 𝑖𝑞 and phase currents show 
that a certain friction is present. 
In Fig. 4.24 the speed response to a step load torque insertion and removal is shown at 
constant speed of 0,25 𝑝𝑢. The same variables as in the previous figure are considered. In 
this case system inertia causes a quite high overvoltage (about 12 𝑉) during torque removal. 
Speed undershoot and overshoot are visible during transient operation too. 
A steady-state speed condition of 0,25 𝑝𝑢 is considered in the results of Fig. 4.25, where 
hybrid modulating signals, motor phase 𝑎 current and neutral point current 𝑖𝑛𝑝 are shown. 
One can notice that the adoption of hybrid PWM allows a very low amplitude neutral point 
current with respect to a standard sinusoidal modulation. 
Finally some efficiency measurements have been done on the NPC inverter in steady-state 
conditions as a function of speed and load torque. The results are shown in Fig. 4.26. The 
considered operating range is relatively limited with respect to the machine rated conditions 
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due to limitations of the experimental setup. However, the curves show that in the higher 
power operating range the efficiency trends are in excess of 97%. 
 
Fig. 4.23: Speed transient condition at no load: motor speed 𝝎𝒎, 𝒊𝒒 current, 𝒊𝒂 phase current, 
dc-link voltage 𝑽𝒅𝒄 (ac component). 
 
Fig. 4.24: Speed response to load torque insertion an removal: motor speed 𝝎𝒎, 𝒊𝒒 current, 𝒊𝒂 
phase current, dc-link voltage 𝑽𝒅𝒄 (ac component). 
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Fig. 4.25: Steady-state speed/ torque condition: modulating signals (𝒂 phase, HPWM, 𝑫 =
𝟎, 𝟓), phase current, NP current (𝟏 𝒌𝑯𝒛 low-pass filtered). 
 
Fig. 4.26: Efficiency of NPC inverter as a function of motor speed and load. 
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4.7 Internal combustion engine model 
In this section an effective ICE model will be described. The model of the ICE, described in 
detail in the next subsection and shown in Fig. 4.27, allows to simulate more accurately the 
start-up of the engine from the proposed drive system and furthermore to study the problem 
of the engine torque oscillation directly in simulation (section 4.8). 
The nonlinear geometry of the ICE’s piston and crank mechanism has been modeled by 
Simulink® software using the engine fundamental kinematic equations, [69]. In Fig. 4.27 a 
schematic representation of a single-cylinder four-stroke Diesel engine geometry and its basic 
parts are shown. The notations list used in this analysis has been reported in Tab. 7.10. 
 
Fig. 4.27: ICE schematic model. 
4.7.1 Trigonometric analysis 
The kinematic analysis consists in determining the piston evolution, 𝑥𝑐, as function of crank 
angle, 𝛼. The coordinate 𝑥𝑐  is given by the simple relation: 
𝒙𝒄(𝜶, 𝜷) = 𝒓 𝒄𝒐𝒔(𝜶) + 𝒄 𝒄𝒐𝒔(𝜷) (86) 
and with assumption that 𝑟 cos(𝛼) = 𝑐 cos(𝛽) it is possible to simplify equation (86) in: 
𝒙𝒄(𝜶) = 𝒓 𝒄𝒐𝒔(𝜶) + 𝒄√𝟏 −
𝒓𝟐
𝒄𝟐
𝒔𝒊𝒏(𝜶)𝟐 (87) 
"Digital Control of Power Converter and Drives for Hybrid Traction and Wireless 
Charging" ALESSANDRO PEVERE, April 2015 
 
Department of Electrical, Management and Mechanical Engineering, University of Udine
   141 
notation 𝑥𝑐(𝛼)  highlights that this variable depends on the angle 𝛼 . The speed of the 
connecting rod has been obtained from differentiating 𝑥𝑐(𝛼) as a function of time: 
?̇?𝒄(𝜶) = (−𝒓𝒔𝒊𝒏(𝜶) −
𝒓𝟐 𝒔𝒊𝒏(𝜶) 𝒄𝒐𝒔(𝜶)
√𝒄𝟐 − 𝒓𝟐 𝒄𝒐𝒔(𝜶)
) ?̇? (88) 
differentiating further ?̇?𝑐(𝛼) the acceleration of the piston is obtained: 
?̈?𝒄(𝜶) = − [
𝒓𝟐(𝟐𝒄𝟐 𝒄𝒐𝒔(𝜶)𝟐 + 𝒓𝟐 𝒔𝒊𝒏(𝜶)𝟒 − 𝒄𝟐)
(𝒄𝟐 − 𝒓𝟐 𝒔𝒊𝒏(𝜶)𝟐)
+ 𝒓 𝒄𝒐𝒔(𝜶)] ?̇?𝟐 +
𝒙𝒄
𝜶
?̈? (89) 
for different values of 𝛼, the mass center of the connecting rod changes along the 𝑥-axis, 
indicated with 𝑥𝐺(𝛼), and along the 𝑦-axis, indicated with  𝑦𝐺(𝛼). This point forms an angle 
with respect to the 𝑥-axis called 𝜎, that is equal to the opposite of the angle 𝛽. 
𝝈(𝜶) = −𝒔𝒊𝒏−𝟏 (
𝒓
𝒄
𝒔𝒊𝒏(𝜶)) (90) 
The first and second derivatives of 𝜎(𝛼) are described in the following equations: 
?̇?(𝜶) = −
𝒓
𝒄
𝒄𝒐𝒔(𝜶)
√𝟏 −
𝒓
𝒄
𝒔𝒊𝒏(𝜶)𝟐
?̇? (91) 
?̈?(𝜶) =
[
 
 
 
𝒓
𝒄
𝒔𝒊𝒏(𝜶)√𝟏 −
𝒓
𝒄
𝒔𝒊𝒏(𝜶)𝟐
𝟏 − (
𝒓
𝒄
𝒔𝒊𝒏(𝜶))
𝟐 −
𝒓𝟐 𝒔𝒊𝒏(𝜶) 𝒄𝒐𝒔(𝜶)𝟐
𝒄√𝒄𝟐−𝒓𝟐 𝒔𝒊𝒏(𝜶)𝟐
𝟏 − (
𝒓
𝒄
𝒔𝒊𝒏(𝜶))
𝟐
]
 
 
 
?̇?𝟐 +
?̇?
?̇?
?̈? (92) 
The 𝑥-coordinate dynamics of point G is: 
𝒙𝑮(𝜶) = 𝒓𝒄𝒐𝒔(𝜶) + 𝒂 𝒄𝒐𝒔(𝜶) = 𝒄𝒐𝒔(𝜶) + 𝒂√𝟏 − (
𝒓
𝒄
𝒔𝒊𝒏(𝜶))
𝟐
 (93) 
?̇?𝑮(𝜶) = −
[
 
 
 
𝒂
𝒓𝟐
𝒄𝟐
𝒄𝒐𝒔(𝜶) 𝒔𝒊𝒏(𝜶)
√𝟏 − (
𝒓
𝒄
𝒔𝒊𝒏(𝜶))
𝟐
+ 𝒓𝒔𝒊𝒏(𝜶)
]
 
 
 
?̇? (94) 
?̈?𝑮(𝜶) = −
[
 
 
 
𝒂𝒓𝟐  
𝟐𝒄𝟐 𝒄𝒐𝒔(𝜶)𝟐 + 𝒓𝟐 𝒔𝒊𝒏(𝜶)𝟒 − 𝒄𝟐
√𝟏 − (
𝒓
𝒄
𝒔𝒊𝒏(𝜶))
𝟐
+ 𝒓𝒄𝒐𝒔(𝜶)
]
 
 
 
?̇?𝟐 +
?̇?𝑮
?̇?
?̈? (95) 
Similarly, the 𝑦-coordinate dynamics of point G is: 
𝒚𝑮 = 𝒃
𝒓
𝒄
𝒔𝒊𝒏(𝜶) (96) 
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?̇?𝑮 = 𝒃
𝒓
𝒄
𝒄𝒐𝒔(𝜶) ?̇? (97) 
?̈?𝑮 = 𝒃
𝒓
𝒄
[−𝒔𝒊𝒏(𝜶) ?̇?𝟐 + 𝒄𝒐𝒔(𝜶) ?̈?] (98) 
4.7.2 Dynamic analysis 
The acting force on the piston due to the cylinder internal pressure, 𝐹𝑝, is defined as: 
𝑭𝒑 = (𝑷𝒊 −𝑷𝒂𝒕𝒎)𝝅 (
𝒅
𝟐
)
𝟐
 (99) 
where 𝑃𝑖  is the internal cylinder pressure and 𝑃𝑎𝑡𝑚  is the atmospheric pressure. The 
gravitational force due to the piston weight, 𝐹𝑚𝑝 , is: 
𝑭𝒎𝒑 = 𝒎𝒑𝒈𝒄𝒐𝒔 (𝜽 −
𝝅
𝟐
) (100) 
where 𝑚𝑝 is the piston mass and 𝑔 is the gravitational acceleration. The system kinetic energy 
is given by the sum of two components due to the translations and the rotations of the various 
rigid bodies of the engine. The analyzed engine can be considered as a system with a single 
degree of freedom and so it may be reduced like a system constituted by a single rotating 
component. The parameters that describe the new reduced system are called reduced torque 
𝑀∗, and reduced inertia 𝐼∗. The system power, 𝑃, can be expressed by the following relation: 
𝑷 = 𝑴∗?̇? (101) 
that is equal to the sum of the power generated by the forces applied to the system itself: 
𝑷 = 𝑴𝒆𝒙𝒕?̇? − 𝑭𝒑?̇?𝒄 − 𝑭𝒎𝒑?̇?𝒄 − 𝑷𝒄𝒓𝒐𝒓𝒕?̇?𝑮 − 𝑷𝒄𝒓𝒑𝒂𝒓𝒂𝒍?̇?𝑮 (102) 
where 𝑀𝑒𝑥𝑡 is the external torque applied to the crank, 𝑃𝑐𝑟𝑜𝑟𝑡 = 𝑚𝑐𝑟𝑔 cos(𝜃) and 𝑃𝑐𝑟𝑝𝑎𝑟𝑎𝑙 =
𝑚𝑐𝑟𝑔 sin(𝜃) are respectively the 𝑦-axis and 𝑥-axis components of the connecting rod weight 
force (with mass 𝑚𝑐𝑟). From equations (101) and (102) it is possible to obtain the equation of 
the torque 𝑀: 
𝑴∗ =
𝑷
?̇?
= 𝑴𝒆𝒙𝒕 − 𝑭𝒑
?̇?𝒄
?̇?
− 𝑭𝒎𝒑
?̇?𝒄
?̇?
− 𝑷𝒄𝒓𝒐𝒓𝒕
?̇?𝑮
?̇?
− 𝑷𝒄𝒓𝒐𝒓𝒕
?̇?𝑮
?̇?
 (103) 
Indicating with 𝜏 =
?̇?
?̇?
 the ratio between the two speeds it is possible to compute the 
mechanism torque: 
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𝑴𝒎𝒆𝒄 = 𝑭𝒑𝝉𝒙𝒄 + 𝑭𝒎𝒑𝝉𝒙𝒄 + 𝑷𝒄𝒓𝒐𝒓𝒕𝝉𝒚𝑮 + 𝑷𝒄𝒓𝒐𝒓𝒕𝝉𝒙𝑮 (104) 
The total kinetic energy is given by the following relation: 
𝑬𝒄 =
𝟏
𝟐
𝑰∗?̇?𝟐 =
𝟏
𝟐
𝒎𝒑?̇?𝒄
𝟐 +
𝟏
𝟐
𝑰𝒎?̇?
𝟐 +
𝟏
𝟐
𝒎𝒄𝒓?̇?𝑮
𝟐 +
𝟏
𝟐
𝒎𝒄𝒓?̇?𝑮
𝟐 +
𝟏
𝟐
𝑰𝒄𝒓?̇?
𝟐 (105) 
where 𝐼𝑐𝑟  is the connecting rod inertia (which rotation axis passes through its mass center) 
and 𝐼𝑚  is the inertia given by the sum of the crank, the flywheel and the crankshaft. In 
equation (105) the connecting rod kinetic energy has been computed with the second theorem 
of Konig. From equation (105) and using the definition of 𝜏, the relation between the reduced 
inertia and the angle 𝛼 is obtained: 
𝑰∗ =
𝟐𝑬𝒄
?̇?𝟐
= 𝒎𝒑𝝉𝒙𝒄
𝟐 + 𝑰𝒎 +𝒎𝒄𝒓𝝉𝒙𝑮
𝟐 + 𝑰𝒄𝒓𝝉𝝈
𝟐 (106) 
The power system, 𝑃 has been calculated by following equation: 
𝑷 =
𝒅𝑬𝒄
𝒅𝒕
=
𝒅(
𝟏
𝟐
𝑰∗?̇?𝟐)
𝒅𝒕
+ 𝑩?̇?𝟐 = 𝑴∗?̇? (107) 
where B is friction coefficient of the engine and it is assumed constant in this analysis, so 𝑀∗ 
becomes: 
𝑴∗ =
𝑷
?̇?
=
𝟏
𝟐
𝒅𝑰∗
𝒅𝒕
?̇?𝟐 + 𝑰∗?̈? + 𝑩?̇? (108) 
where: 
𝟏
𝟐
𝒅𝑰∗
𝒅𝒕
= 𝒎𝒄𝒓
𝒅𝝉𝒙𝑮
𝒅𝜶
𝝉𝒙𝑮 +𝒎𝒄𝒓
𝒅𝝉𝒚𝑮
𝒅𝜶
𝝉𝒚𝑮 + 𝑰𝒄𝒓
𝒅𝝉𝝈
𝒅𝜶
𝝉𝝈 +𝒎𝒑
𝒅𝝉𝒙𝒄
𝒅𝜶
𝝉𝒙𝒄 (109) 
Equating equations (5.19) and (5.23) the following fundamental equation has been obtained: 
𝑴𝒆𝒙𝒕 −𝑴𝒎𝒆𝒄𝒄 =
𝟏
𝟐
𝒅𝑰∗
𝒅𝒕
?̇?𝟐 + 𝑰∗?̈? + 𝑩?̇? (110) 
4.7.3 Model implementation in simulation 
Using the mathematical relationships described above, an analytical model of the single 
cylinder diesel engine has been modeled inside PLECS standalone software, as shown in Fig. 
4.28. 
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Fig. 4.28: PLECS schematic implementing the ICE model. 
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Extensive simulations for the considered system (ICE + proposed drive) has been considered. 
Hereafter, a selected operating condition will be shown, i.e. a full startup of the internal 
combustion engine is reported in Fig. 4.29. The model takes into account a complete electro-
mechanical dynamical model of the drive system, including sampled-time control, PWM 
modulation delay and the complete non-ideal model of the inverter and of the internal 
combustion engine, as previously discussed. A high torque exceeding the rated value is 
considered in the results of Fig. 4.29, since it is necessary for a safe start of the engine. 
Reference and actual motor speed, electromagnetic and engine torque, line-to-line voltage 
and electric machine phase current are shown.  
 
Fig. 4.29: Staring of the internal combustion engine. 
One can notice that load torque experiences the typical behavior of a single cylinder 
combustion engine, providing very high torque peaks during cranking and expansion phases. 
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This in turn reflects in sudden variations of shaft speed. Line-to-line voltages shows the three-
level modulation of the inverter. At steady-state the required torque is obviously much lower 
and within the rated conditions for the electric machine. 
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4.8 Torque damping techniques 
In the previous section, an effective ICE model of the Diesel engine has been described. This 
model of the ICE allows to study the problem of the engine torque oscillation directly in 
simulation; so the experimental tests can be carry out only using the best techniques that 
reduced the oscillation phenomena.  
The nonlinear geometry of the ICEs piston and crank mechanism has been modeled by 
PLECS standalone software using the engine fundamental kinematic equations, (86)-(110). 
The engine start-up simulation, reported in Fig. 4.29, highlights that typically problem of 
single cylinder ICE namely it produces a pulsating torque which is reflected in speed 
oscillations in the engine shaft as is reported in Fig. 4.30 and Fig. 4.31 respectively. The Fig. 
4.30 underlines as the average torque value is very small, about 10-15 times lower, compared 
to peak one. The Fig. 4.31 shows that during the compression of piston the speed value 
becomes 65 % of the average one instead during the end of expansion phase the speed value 
becomes 110 % of the average. 
 
Fig. 4.30: ICE oscillating torque. 
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Fig. 4.31: ICE oscillating speed. 
In order to find the optimal active damping for n-CHP application, three different techniques 
have been investigate by means of simulation and experimental test. It has been chosen the 
most effective solution for this work; however other solutions are available in the literature, 
[8]–[10]. 
4.8.1 Conventional techniques 
PI regulator 
The EM is controlled by constant speed operation and the control scheme is that reported in 
Fig. 4.10. Please note that Fig. 4.31 highlights the speed oscillation due to engine pulsating 
torque. This measurements have been carried out with classical PI regulator as speed 
controller; it scheme is shown in Fig. 4.32. It consists to employee a standard PI regulator 
with anti-wind up to the integral part. The Kp and Ki parameters are chosen in order to fix the 
bandwidth at 120 Hz and to guarantee the system stability. 
 
Fig. 4.32: Conventional PI regulator, Reference case. 
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The output of the regulator has been limited at the double of the nominal current. 
The obtained results with this controller are indicated as Reference case and the performance 
of this control is used as term of comparison for the two different active damping techniques. 
Hereafter the most effective solution has been reported and it has been compared with the 
new technique here proposed; however other solutions are available in the literature, [69]-
[72]. 
Torque estimator 
As is reported in [72] the most effective damping technique foresees the use of an observer 
to carry out a torque feed-forward, [73], [74]. It estimates the ICE torque from the rotor 
position measurements, estimate EM torque (proportional to the current), and load model of 
of electric machine. In this damping technique no additional measures is necessary because 
rotor position information is available from the EM control and other information are 
contained by the knowledge of the EM parameters. The control technique block scheme is 
reported in Fig. 4.33 
 
Fig. 4.33: PI regulator with estimate torque feed-forward. 
4.8.2 Proposed resonant control approach 
The third control method takes origin from harmonic analysis of the torque load pulsation. 
A brief introduction of the resonant control operation principle and some insights of the 
digital implementation, based on [75], are presented in the following subsection. The main 
"Digital Control of Power Converter and Drives for Hybrid Traction and Wireless 
Charging" ALESSANDRO PEVERE, April 2015 
 
150 Industrial and Information Engineering PhD Programme 
characteristic of a resonant controller is the infinite gain at a specific frequency, i.e. resonant 
frequency. The transfer function of a resonant regulator, realized by two complex and 
conjugate poles at the resonance ω0 and a zero in the origin, is explained by the following 
expression: 
𝑯(𝒔) = 𝑲𝑰
𝒔
𝒔𝟐 +𝝎𝟎𝟐
 (111) 
The controller is then obtained by introducing a proportional component, i.e.: 
𝑮𝑪(𝒔) = 𝑲𝑷 +𝑲𝑰
𝒔
𝒔𝟐 +𝝎𝟎𝟐
= 𝑲𝑷
𝒔𝟐 +
𝑲𝑰
𝑲𝑷
𝒔 + 𝝎𝟎
𝟐
𝒔𝟐 +𝝎𝟎𝟐
 (112) 
Bode diagrams of (112) provide zero phase and a constant gain KP for all frequencies, except 
at resonance where the two un-damped poles provide infinite gain. The value of KI regulates 
the bandwidth of the resonance term. 
Aiming at introducing a finite gain at the resonance frequency and having a complete 
independence between the proportional gain KP  and width of the resonant terms, the 
following expression has been considered instead: 
𝑯(𝒔) = 𝑲𝑰
𝒔𝟐 + 𝟐𝝃𝒛𝝎𝟎𝒔 + 𝝎𝟎
𝟐
𝒔𝟐 + 𝟐𝝃𝒑𝝎𝟎𝒔 + 𝝎𝟎𝟐
 (113) 
where ξz =
√2
2
 and ξp is chosen in order the fix the gain (equal to the ratio ξz/ξp) and the 
width at the resonant frequency. Gain KI defines the overall gain of the resonant term. The 
independence of the properties and parameters of the resonant terms are very useful as also 
2ndand 3rd harmonic compensators are introduced to cope with harmonic content of the 
speed. The following expression of the current control is therefore obtained: 
𝐆𝐂(𝐬) = 𝐊𝐈∑
𝐬𝟐 + 𝟐𝛏𝐳(𝐢 ∙ 𝛚𝟎)𝐬 + (𝐢 ∙ 𝛚𝟎)
𝟐
𝐬𝟐 + 𝟐𝛏𝐩(𝐢 ∙ 𝛚𝟎)𝐬 + (𝐢 ∙ 𝛚𝟎)𝟐
𝟑
𝐢=𝟏
 (114) 
where the gain KI, for simplicity, is chosen equal for all harmonics. 
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Fig. 4.34: Bode diagrams of the multiple resonant controller 
Fig. 4.34 shows the magnitude Bode diagram of a multiple resonant controller (114) having 
3 modes in the frequencies ω0
I =  2π ∙ 10 rad/s , ω0
II =  2π ∙ 20 rad/s and ω0
III =  2π ∙
30 rad/s and KI = 50. 
The digital implementation of each resonant controller (114) has been performed by means 
of Tustin approximation, with a sampling period equal to the control period of the inverter 
( Ts = 100 μs ). The discrete transfer function and its coefficients have the following 
expressions: 
𝑮𝑪(𝒛) = 𝑲𝒊
𝒃𝟎𝒛
𝟐 + 𝒃𝟏𝒛 + 𝒃𝟐
𝒂𝟎𝒛𝟐 + 𝒂𝟏𝒛 + 𝒂𝟐
{
 
 
 
 
 
 
𝒃𝟎 = (𝟒 + 𝟒𝝃𝒛𝝎𝟎𝑻𝒔 +𝝎𝟎
𝟐𝑻𝒔
𝟐)
𝒃𝟏 = −(𝟖 − 𝟐𝝎𝟎
𝟐𝑻𝒔
𝟐)
𝒃𝟐 = (𝟒 − 𝟒𝝃𝒛𝝎𝟎𝑻𝒔 +𝝎𝟎
𝟐𝑻𝒔
𝟐)
− −− − −−−−−−−− −
𝒂𝟎 = (𝟒 + 𝟒𝝃𝒑𝝎𝟎𝑻𝒔 +𝝎𝟎
𝟐𝑻𝒔
𝟐)
𝒂𝟏 = 𝒃𝟏
𝒂𝟐 = (𝟒 − 𝟒𝝃𝒛𝝎𝟎𝑻𝒔 +𝝎𝟎
𝟐𝑻𝒔
𝟐)
 (115) 
The control technique block scheme is reported in Fig. 4.35. 
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Fig. 4.35: Multi-resonant regulator control scheme. 
 
Fig. 4.36: Multi-resonant regulator digital implementation. 
4.8.3 Simulation results 
A complete simulation model of the motor and the drive was built aiming at validating the 
effectiveness of the proposed speed control method. The simulation scheme takes into 
account a complete electro-mechanical dynamical model of the drive system and of the 
internal combustion engine, including piston and crank mechanism. The model of the engine 
is implemented and simulated within PLECS standalone toolbox. 
The performance improvements of all active damping techniques compared to a Reference 
case are highlighted in Fig. 4.37, Fig. 4.38, Fig. 4.39 and Fig. 4.40. In all cases the EM is not 
sized to fully compensate the engine torque ripple otherwise it would become too large, 
however in the real system any additional EM losses would be retrieved from the cooling 
system of the ICE. To better compare these techniques a frequency analysis of the speed has 
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been carried out. Fig. 4.41 reports the Fourier analysis: the fundamental frequency of the 
signal is 10 Hz and it highlights that all techniques reduce the speed harmonicespecially the 
components at 5th order. 
 
Fig. 4.37: Torque and speed in steady-state conditions at 𝟏𝟐𝟎𝟎 𝐫𝐩𝐦 with PI controller. 
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Fig. 4.38: Torque and speed in steady-state conditions at 𝟏𝟐𝟎𝟎 𝐫𝐩𝐦 with torque estimator. 
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Fig. 4.39: Speed controller with multi resonant regulators: engine startup and reference 
pursuit. 
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Fig. 4.40: Speed controller with multi resonant regulators: Steady-state detail at 𝟏𝟐𝟎𝟎 𝒓𝒑𝒎 . 
 
Fig. 4.41: Speed harmonic components up to 𝟏𝟎 ∙ 𝝎𝟎. 
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5 DESIGN AND CONTROL OF 
A WIRELESS CHARGER 
FOR ELECTRIC VEHICLES 
5.1 Introduction 
The technology of wireless charging, also referred to as wireless power transfer (WPT) or 
inductive power transfer (IPT), has been successfully applied at the low power level, such as 
applications for biomedical implants devices [82]-[85] and smart phones [86]. Along with the 
fast growing interest in electric vehicles (EVs) and plug-in hybrid electric vehicles (PHEVs), 
wireless charging, as a new way of charging batteries, has drawn the attention of researchers, 
car manufacturers, and customers recently [87]-[88]. Compared to conductive power transfer 
(usually plug-in), WPT is more convenient, weather proof, and electric shock protected. Some 
companies, such as WiTricity, Evatran, Qualcomm, etc., have developed products which can 
transfer power at 3.3 kW with an acceptable efficiency. However, there is still more research 
work needs to be done to further optimize efficiency, reduce cost, increase misalignment 
tolerance, and reduce size of the WPT chargers. 
Wireless power transfer was first discovered by Nikola Tesla [89]. The basic principle of 
WPT is that the power transfers though electromagnetic field which is generated by the high 
frequency current in the transmitter coil. The receiver resonant circuit should have the same 
resonant frequency as that of the transmitter resonant circuit. A better explanation of this 
principle had been given by MIT and verified by using self-resonant coils in a strongly 
coupled magnetic resonance regime [90]. There are many research areas in WPT, such as 
compensation network and circuit analyses [91]-[106], coil design techniques for large gap 
and misalignment tolerance [91]-[93], link optimization for high efficiency [94]-[95], control 
methods, foreign object detection and safety issues. Among them, compensation topology is 
very important because it helps to adjust resonant frequency, minimize the VA rating of 
power supply, improve coupling and power transfer capability, and achieve high efficiency 
[96]. As for the EV/PHEV application, the coupling coefficient varies with the changing of 
the vehicle ground clearance and misalignments. This will result in the variations of the 
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circuit parameters and resonant frequencies for some compensation topologies. So it is of 
significant importance to design an appropriate compensation topology for EV/PHEV 
wireless chargers.  
Based on the way the capacitors connected to the transmitting and receiving coils, four basic 
compensation topologies labeled as SS, SP, PS, and PP are widely adopted, where the first S 
or P represents the capacitor in series or parallel with the transmitting coil and the second S 
or P stands for capacitor in series or parallel with the receiving coil. A systematic analysis of 
these topologies can be found in [97]-[99]. The selection of the compensation topology is 
dependent on the application. In [26], it proposed an optimized method to select 
compensation topology from an economic perspective. The results showed that SS and SP 
topology were more suitable for high power transmission and SS compensation topology 
requires less copper. In [99], it indicated that SS compensation topology seemed to be the 
best topology because the system can work at a frequency independent of coupling coefficient 
and load. However PP compensation topology was adopted in their work because parallel 
compensated transmitter could provide a large current and parallel compensated receiver had 
the current source characteristic which was more suitable for battery charging.  It is widely 
accepted that WPT system can get maximum efficiency when it works at the resonant 
frequency. For SS topology, there may be one or two resonant frequencies depending on the 
coupling coefficient [101]. This is similar to bifurcation phenomena [99], which is inevitable 
for the four basic compensation topologies and brings difficulties to controller design. 
Some other novel compensation topologies have been put forward in the literature. A series-
parallel-series (SPS) compensation topology was proposed in [100]. This particular topology, 
which was composed of one capacitor in series and another in parallel with the transmitting 
coil, and one capacitor in series with the receiving coil, had characteristics of both SS and PS 
topologies. In [102], a LCL parallel resonant circuit was proposed, it made the track 
(transmitter) to have constant current characteristic. This is essential for a WPT system with 
multiple pickups (receivers). Following this topology, the same group also proposed another 
compensation topology called CLCL network. Due to the symmetrical topology and phase 
modulated control method, the IPT system could achieve bidirectional power transfer. 
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5.2 Proposed system design 
 
Fig. 5.1: Overall system scheme. 
The block diagram of the wireless charging system proposed here [108] is shown in Fig. 5.1. 
On the primary (transmitter) side, the circuit is composed by a three phase rectifier, a step-
down converter, a full-bridge resonant converter with series compensation topology. The 
rectifier stage converts 3-phase AC to DC and the DC/DC converter is employed here to 
control the input voltage of the full-bridge resonant inverter. In this way, it is possible to 
control the power flow to the load adjusting the buck output voltage, as explained in the next 
sections. The primary part produces an essentially constant current in the track or coil 
inductance using a suitable resonant high frequency inverter with primary compensation to 
minimize the VA rating of the supply. The secondary coil can move with respect to the track. 
A compensation is also often required to enhance the power transfer capability. The power 
supply and controller normally control both the frequency and the primary current to achieve 
maximum power transfer capability to the load (fixed- and variable-frequency control can be 
used). Fixed frequency controllers are much simpler, but increase the required VA rating of 
the power supply. Variable-frequency controllers ideally operate at the zero phase angle point 
of the load impedance seen by the power supply in order to minimize the VA rating of the 
supply.  
SAE J2954™ Team for WPT of Light Duty, Electric and PEVs has determined three power 
classes, i.e. WPT 1 (up to 3,7 kW), 2 (7,7 kW) and 3 (22 kW). The system presented in this 
section is meant to belong to the third power class. 
5.3 Power control methods 
5.3.1 Review 
There are several reports on WPT control methods, i.e. transmission frequency control [103], 
dual side control [104], voltage ratio control method with a proper DC/DC converter 
positioned in the primary or in the secondary side [105] and phase-shift control strategy [106]. 
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5.3.2 Proposed approach 
The control of the wireless power transfer is proved here by a step-down DC/DC converter 
positioned at the primary side just before the resonant full-bridge. 
Buck converter design 
The conventional buck converter is the simpler way of realize a step down converter. 
Afterwards, the buck converter design, under company specifications and some design 
hypothesis, will be considered. 
Design fixed requirements 
Input voltage from rectifier:  𝑽𝒊𝒏 = 𝟕𝟎𝟎 𝑽 
Output voltage range: 𝑽𝒐 = (𝟐𝟓𝟎 − 𝟓𝟎𝟎) 𝑽 
Switching frequency: 𝒇𝒔𝒘 = 𝟐𝟎 𝒌𝑯𝒛 
Maximum power: 𝑷𝒎𝒂𝒙 = 𝟐𝟓 𝒌𝐖 
 
Design hypothesis and derived parameters 
Output voltage ripple:  𝚫𝑽𝒐 < 𝟓 % 
Maximum output current 𝑰𝒎𝒂𝒙 =
𝑷𝒎𝒂𝒙
𝑽𝒐𝒖𝒕
𝒎𝒊𝒏⁄ = 𝟏𝟎𝟎 𝑨 
Inductor current ripple (pk-pk): 𝜟𝑰𝑳 < 𝟑𝟎 % 
Load range: 𝑹𝒍𝒐𝒂𝒅 = (𝟐, 𝟓 − ∞) 𝛀 
Duty-cycle range: 𝜹 = 𝟎, 𝟑𝟓 − 𝟎, 𝟕𝟏 
 
Output filter design 
The minimum output capacitance value is determined by the following expression: 
𝑪 =
𝑽𝒐 ∙ (𝟏 − 𝜹)
𝟖𝑳 ∙ 𝜟𝑽𝒐 ∙ 𝒇𝒔𝒘𝟐
=
𝑰𝑳
𝒎𝒊𝒏
𝟒𝒇𝒔𝒘 ∙ 𝜟𝑽𝒐
 (116) 
In Continuous Conduction Mode (CCM) the relationship between the input and output 
voltage is linear with the duty-cycle of the main switch: 
𝑽𝒐
𝑽𝒊𝒏
= 𝜹 (117) 
Instead, when working in Discontinuous Conduction Mode (DCM) this voltage ratio is non-
linear and becomes load-dependent: 
𝑽𝒐
𝑽𝒊𝒏
=
𝟐
𝟏 + √𝟏 +
𝟖𝑳∙𝒇𝒔𝒘
𝑹∙𝜹𝟐
+
 
(118) 
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valid for 𝑹 > 𝑹𝒄𝒓. DCM occurs when the converter works at light loads, but sometimes the 
converter can be purposely designed to operate in DCM al all loads, in order to exploit the 
fact that the main switching device switches on at zero current (ZVS condition). 
Minimum inductance current that guarantees CCM operation, normally referred as the critical 
current, can be derived as: 
𝑰𝑳
𝒎𝒊𝒏 =
𝑽𝒐 ∙ (𝟏 − 𝜹)
𝟐𝑳 ∙ 𝒇𝒔𝒘
=
𝚫𝑰𝑳
𝟐
 (119) 
Thus, minimum inductance value to satisfy the above relationship is: 
𝑳𝒎𝒊𝒏 ≥
𝑽𝒐 ∙ (𝟏 − 𝜹)
𝟐𝑰𝑳
𝒎𝒊𝒏 ∙ 𝒇𝒔𝒘
 (120) 
If the converter operates at constant power, the maximum power condition is achieved at the 
minimum output voltage, i.e. 𝑉𝑜 = 250 𝑉. 
If 𝛥𝑉𝑜 = 2,5 𝑉 ; 𝐼𝑚𝑎𝑥 = 100 𝐴  and 𝛥𝐼𝐿 = 30 𝐴 , the critical current, the inductance and 
capacitance values are; 𝐼𝐿
𝑚𝑖𝑛 = 15 𝐴, 𝐶 = 15 𝜇𝐹 and 𝐿𝑚𝑖𝑛 =  268 𝜇𝐻. 
In Fig. 5.2 the minimum (blue line), the RMS (green line) and the peak (red line) values of 
inductor current are represented as a function of the inductance value in two current load 
conditions, i.e. 𝐼𝑜 = 15 𝑉 (solid lines) and 𝐼𝑜 = 100 𝐴 (dotted lines). It can be seen that in 
the first case the critical value of the inductance (the intersection of the minimum current with 
the x-axis) is equal to 𝐿 =  268 𝜇𝐻 , confirming previous analytical derivation when the 
 
Fig. 5.2: Inductor current as function of inductance value at two different loads  
(𝑹 =  𝟐, 𝟓 𝛀 ). and 𝑹 =
𝟓𝟎
𝟑
 𝛀). 
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minimum current was fixed as half of the peak-to-peak ripple. Instead, if the minimum current 
guaranteeing continuous conduction mode is increased to the maximum current value, the 
critical inductance will be about 𝐿 =  40 𝜇𝐻. With this last inductance value the converter 
will operate in transition mode, that is the boundary operating condition between CCM and 
DCM, at the maximum current. As the load current decreases, the converter will work in 
discontinuous mode, reaching CVS but increasing the RMS value of the inductor current.  
In Fig. 5.3 the volume index (inductance per square current) is represented as function of the 
inductance for two current load conditions, i.e. 𝐼𝑜 = 15 𝑉  (solid lines) and 𝐼𝑜 = 100 𝐴 
(dotted lines).The highlighted points are the values of the volume index at the critical 
inductances. 
  
 
Fig. 5.3: Volume-index as function of inductance value at two different loads  
(𝑹 =  𝟐, 𝟓 𝛀  and 𝑹 =
𝟓𝟎
𝟑
 𝛀). 
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Multiphase converter approach 
Multiphase interleaved soft-switching synchronous buck has been selected as a suitable 
topology to realize the step-down DC/DC converter. An example of a two phase converter is 
shown in Fig. 5.4, where every buck switching leg has been realized by two IGBTs. A gate 
signal complimentary control scheme is used here in order to turn on the originally non-active 
switch and to divert the current into the anti-paralleled diode of the active switch. In this way, 
the main switch can be turned on under zero-voltage condition. The soft-switching operation 
can be considered a zero-voltage resonant transition (ZVRT) [107]. 
𝐿1 
+ 𝑉𝐶1  𝑅 𝐶 
+ 
𝑉𝑜𝑢𝑡  
𝐿2 
𝑆𝑈2  
𝑆𝐷2  
𝑆𝑈1  
𝑆𝐷1  
 
Fig. 5.4: Multiphase synchronous buck converter with 𝑵 = 𝟐. 
Output current ripple reduction 
The use of multiple switching devices fulfilling the same function offers a possibility to split 
the converter into smaller units processing a fraction of the output power. The units operate 
with so-called interleaving; a phase shift between their switching signals improves the 
operation of input and output filters. The inductor current ripple ΔIo varies depending on the 
number N of phases as: 
𝜟𝑰𝒐 =
𝑽𝒊𝒏 ∙ 𝑻𝒔𝒘
𝑳
∙ 𝑵 ∙ (𝜹 −
𝑴
𝑵
) ∙ (
𝑴 + 𝟏
𝑵
− 𝜹) (121) 
where M = floor(N ∙ δ) is the maximum integer that does not exceed the N ∙ δ. 
The current ripple cancellation coefficient K_I can be defined as the ratio of the magnitudes 
of output current ripple ΔIo and inductor current ripple ΔIph, i.e.: 
𝑲𝑰 =
𝜟𝑰𝒐
𝜟𝑰𝒑𝒉
=
𝑵 ∙ (𝜹 −
𝑴
𝑵
) ∙ (
𝑴+𝟏
𝑵
− 𝜹)
𝜹 ∙ (𝟏 − 𝜹)
 (122) 
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In (122), coefficient KI is represented as a function of the duty-cycle for different number of 
phases. 
One can notice that the current ripple cancellation is less effective when a very small or very 
high δ  is considered. Furthermore, cancellation performance increases as the number of 
phases is higher and there are some values of δ (for example δ = 0) where theoretically ripple 
can be deleted.  
The voltage ripple seen by the output capacitor is then: 
𝑽𝒐 =
𝟏
𝑪
𝟏
𝟐
𝜟𝑰𝒐𝑻𝒔𝒘
𝟐𝑵
=
𝑽𝒐 ∙ (𝟏 − 𝜹) ∙ 𝑻𝒔𝒘
𝟐
𝟖𝑪𝑳
∙
𝑵 ∙ (𝜹 −
𝑴
𝑵
) ∙ (
𝑴+𝟏
𝑵
− 𝜹)
𝜹 ∙ (𝟏 − 𝜹)
 (123) 
As a consequence, the minimum output capacitance value is also affected by this ripple 
cancellation coefficient as follows: 
𝑪 =
𝜟𝑰𝒐/𝟐
𝟒𝒇𝒔𝒘 ∙ 𝜟𝑽𝒐
=
𝜟𝑰𝒑𝒉
𝟖𝒇𝒔𝒘𝒆𝒒 ∙ 𝜟𝑽𝒐
∙ 𝑲𝑰 (124) 
where fsweq = fsw ∙ N is the equivalent switching frequency seen at the output and ΔVo is the 
desired voltage ripple. 
𝛿 
𝐾𝐼(𝛿,𝑁) 
 
Fig. 5.5: Current ripple cancellation coefficient. 
Coupled or independent phase design 
The approach with independent phases is more efficient for low power conversion. The 
benefit is a considerable efficiency improvement in low-power region due a substantial 
reduction of fixed losses when several phases are disabled. A drawback of this approach is 
that the input/output filters must be designed for single-phase operation with high current 
ripples. On the other hand, the design with coupled inductors can reach power density as high 
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as two times that of the independent phase design. Therefore, the use of coupled inductors 
may be beneficial for space critical applications. 
Soft-switching control 
In order to achieve high-power density, the converter can be designed to operate in 
discontinuous conducting mode (DCM) such that the passive inductor can be minimized, 
affecting the converter size. The DCM operation introduces a large current ripple, so it is 
necessary to interleave multiple phases to cancel the high-frequency switching current ripple, 
as previously mentioned. 
Another major advantage of this operation mode is that zero turn-on loss and thus low diode 
reverse recovery loss can be achieved. However, the DCM operation largely increases turnoff 
loss because the main switch is turned off at twice the load current or higher. 
Another important issue is the inductor current parasitic ringing due to the inductor oscillation 
with the device output capacitance during turn-off. For those reasons in this section each 
phase has been realized by a synchronous buck converter composed by two complementary 
IGBTs with a snubber capacitor in parallel. In this case, the inductor current, rather than 
operating in a traditional DCM condition, goes from positive to negative direction and then 
swings back to positive. It is easily demonstrated that the diode turns off naturally without 
having reverse recovery loss and the parasitic ring is also fully avoided. Fig. 5.6 shows the 
proposed complimentary gating control and inductor current waveform for one phase-leg 
operation. 
 
Fig. 5.6: Soft-switching buck operation mode. 
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Variable frequency operation 
Normally, the induction value 𝐿 is fixed to insure operation in soft-switching at the maximum 
power (at the highest load). When the load changes, the ZVRT condition cannot be 
guaranteed anymore resulting in a reduction of the converter efficiency. 
A variable frequency control can be implemented taking into account possible variations of 
the output current in steady state conditions. 
In the following equation the relationship between frequency and power/load has been 
derived: 
𝒇𝒔𝒘 =
𝑹
𝟐𝑳 ∙ 𝑽𝒊𝒏
(𝑽𝒊𝒏 − √𝑹 ∙ 𝑷) (125) 
In Fig. 5.7 the switching frequency as a function of the load has been reported at different 
power levels. The dashed are lines are constant power lines, instead the solid lines are constant 
output voltage at 250 𝑉 and 500 𝑉. 
  
 
Fig. 5.7: Switching frequency as a function of the load at different power levels. 
P 
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5.4 Compensation topology 
The series-series compensation topology is presented in Fig. 5.8.  
S1
Cp+
-
S3
S2 S4
Lp
Ubuck
A
B
Ls
Cs
ip is
M
+
﹡
+ii iL 
﹡
n:1
PRIMARY SECONDARY
R
 
Fig. 5.8: Series-Series compensation topology. 
The primary capacitance is deliberately to compensate both the primary self-inductance and 
the reflected impedance. This forces the zero angle frequency of the load model to equal the 
secondary resonant frequency. At this operating condition, maximum power transfer is 
achieved with minimum VA rating of the power supply. Using a standard mutual inductance 
coupling transformer model and assuming sinusoidal voltages and currents, the induced 
voltage in the secondary due to the primary current Is is equal to jωMIs, while the reflected 
voltage in the primary due to the secondary current Ip is equal to −jωMIp, with M the mutual 
inductance between the primary and secondary and the operational frequency ω. 
The load impedance of the secondary is calculated as a lumped impedance whose value 
depends on the secondary compensation as given by Zs = jωLs +
1
jωCs
+ R . The loading 
effect of the secondary on the primary circuit can represented as a reflected impedance Zr 
(Fig. 5.9). 
Cp
Ip
 
Zr
 
Fig. 5.9: Compensated primary. 
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This impedance depends on the transformer coupling and operating frequency, instead at the 
resonant frequency ω0 =
1
√CsLs
 depends only on ω0 , M and R, as shown in the following 
expressions: 
𝐙𝐫 =
𝛚𝟐𝐌𝟐
𝐙𝐬
 →
{
 
 
 
 𝑹𝒆{𝒁𝒓} =
𝝎𝟒𝑪𝒔
𝟐𝑴𝟐𝑹
(𝝎𝟐𝑪𝒔𝑳𝒔 − 𝟏)𝟐 +𝝎𝟐𝑪𝒔𝟐𝑹𝟐
             𝑰𝒎{𝒁𝒓} =
−𝝎𝟑𝑪𝒔𝑴
𝟐(𝝎𝟐𝑪𝒔𝑳𝒔 − 𝟏)
(𝝎𝟐𝑪𝒔𝑳𝒔 − 𝟏)𝟐 +𝝎𝟐𝑪𝒔𝟐𝑹𝟐
 (126) 
 
𝒁𝒓𝟎 = 𝒁𝒓(𝝎 = 𝝎𝟎) →
{
 
         𝑹𝒆{𝒁𝒓𝟎} =
𝝎𝟎
𝟐𝑴𝟐
𝑹
𝑰𝒎{𝒁𝒓𝟎} = 𝟎
 (127) 
The real and imaginary part of the reflected impedance as a function of the frequency are 
shown in Fig. 5.10, considering a resonant frequency equal to 69 kHz. 
𝑓𝑠𝑤 [𝐻𝑧] 
𝐑𝐞{𝒁𝒓} 
𝐈𝐦{𝒁𝒓}  
[Ω] 
 
Fig. 5.10: Real and imaginary part of 𝒁𝒓 as a function of 𝒇𝒔𝒘. 
The power transferred from the primary to the secondary is then simply the reflected 
resistance multiplied by the square of the primary current as given by P = Re{Zr} ∙ Ip
2. There 
is theoretically no limit to the power transfer capability if the system is operated at the 
resonant frequency ω0. It can be seen that both the reflected resistance and the power transfer 
capability assuming constant primary current for series compensation increase to infinity 
when the load resistance R is reduced to zero: 
𝑷(𝒁𝒓𝟎) =
𝛚𝟎
𝟐𝐌𝟐
𝐑
∙ 𝐈𝐩
𝟐 (128) 
Thus, the primary current is: 
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𝑰𝒑 =
√𝑷 ∙ 𝑹
𝝎𝟎𝑴
 (129) 
The relationship between the power delivered to the load R  and the reflected power is 
represented by the following expression: 
𝑹 ∙ 𝑰𝒔
𝟐 =  𝑹𝒆{𝒁𝒓} ∙ 𝑰𝒑
𝟐 (130) 
Thus, extracting Ip from (130),  it’s possible to derive the expression of the primary current 
as a function of the secondary circuit as: 
𝑰𝒑 = √
𝑹
𝑹𝒆{𝒁𝒓}
∙ 𝑰𝒔 (131) 
If the inverter works at the resonance frequency ω0, equation (131) becomes: 
𝑰𝒑𝟎 =
𝑹
𝝎𝟎 ∙ 𝑴
∙ 𝑰𝒔𝟎 (132) 
where Ip0 and Is0 are the primary and secondary current at the resonance. 
Meanwhile, the relationship between the input power and the reflected power is: 
𝟒
𝝅√𝟐
𝑽𝒃𝒖𝒄𝒌 ∙ 𝑰𝒑 =  𝑹𝒆{𝒁𝒓} ∙ 𝑰𝒑
𝟐 (133) 
where Vbuck is both the output voltage of the buck stage and the input voltage of the resonant 
inverter. 
Equation (133) conducts to the following expression for the buck output voltage: 
𝑽𝒃𝒖𝒄𝒌 = √𝑹𝒆{𝒁𝒓} ∙ 𝑹 ∙ 𝑰𝒔 =
𝝅√𝟐
𝟒
𝝎𝟐 ∙ 𝑪𝒔 ∙ 𝑴 ∙ 𝑹
√(𝝎𝟐𝑪𝒔𝑳𝒔 − 𝟏)𝟐 +𝝎𝟐𝑪𝒔𝟐𝑹𝟐
∙ 𝑰𝒔
= 𝒌(𝝎,𝑴,𝑹) ∙ 𝑰𝒔 
(134) 
where 𝑘 is a coefficient depending on the resonance frequency, the mutual inductance and 
the compensation topology. 
If the inverter works at the resonance frequency 𝜔0, the previous equation becomes: 
𝑽𝒃𝒖𝒄𝒌 = 𝒌𝟎 ∙ 𝑰𝒔 =
𝝅√𝟐
𝟒
𝝎𝟎 ∙ 𝑴 ∙ 𝑰𝒔 (135) 
One can notice that in this case the coefficient 𝑘0 is independent from the load. If a constant 
current charging strategy is adopted, the buck output voltage must be tuned in order to 
compensate variation on resonance frequency and mutual inductance due to parameters 
variation or misalignment. 
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A simple method for the dynamic identification of the mutual inductance is based on the 
voltage measure of three small coupled inductors with the primary coil and working in open 
circuit. By means of the voltage sense on these measuring inductors and using on a look-up 
table, the value of the mutual inductance will be estimated. This method will be analyzed in 
a future work. 
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5.5 Simulation results 
A simulation model of the proposed wireless power transfer system has been implemented in 
the standalone PLECS tool, including all converter stages, coil section and conduction and 
switching loss models of the power devices. Extensive simulation have been performed in 
order to highlight the specific features of this wireless charging system. The main parameters 
used on the simulation scheme have been reported in Tab. 7.5. 
In the simulation of Fig. 5.11, the primary and secondary currents of the wireless charger are 
presented while the load resistance is changed from a nominal value of 30 Ω to a value halved 
(15 Ω). As one can see, Is  is not affected by the load change but only by the resonance 
frequency and buck output voltage, confirming the validity of equation (135). 
Another operating condition is considered in Fig. 5.12, where the mutual inductance value 
drops from the rated value M to a value halved. This situation can easily occur if a certain 
misalignment exists between the primary and the secondary coils. As shown by Fig. 5.12, 
both the primary and secondary side currents increase demonstrating the validity of equations 
(135) and (136). 
𝑡[𝑠] 
𝑰𝒔  
𝑰𝒑 
[𝐴] 
𝑅 = 15Ω 
𝑅 = 30Ω 
 
Fig. 5.11: Primary and secondary currents at two 𝐑 values. 
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𝑡[𝑠] 
[𝐴] 
𝑰𝒔  
𝑀 
0,5𝑀 
𝑰𝒑 
 
Fig. 5.12: Primary and secondary currents at two 𝐌 values. 
5.6 Prototype and experimental test bench 
5.6.1 DC/DC converter 
 
Fig. 5.13: Primary and secondary currents at two 𝐌 values. 
A 24 𝑘𝑊 soft-switching bidirectional dc–dc converter prototype with six interleaved phases 
has been built. The converter is composed by two identical sub-modules delivering half of 
the total current. Fig. 5.13 shows a photograph of the power stage sub-module prototype 
considering three buck phases with digital control based on a TMS320F28335 DSP. The rated 
switching frequency for the IGBTs has been fixed to 20 𝑘𝐻𝑧, even though the converter can 
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work in variable switching mode depending on the load value as it will presented in the 
experimental results section. 
5.6.2 Full-bridge resonant inverter 
The resonant inverter has been realized with the standard full-bridge topology working with 
at fixed switching frequency equal to the resonance one and with duty cycle at 50%. The 
inverter is driven by the same digital control board of the DC/DC converter. Each physical 
switch has been realized with three SiC (Silicon Carbide) MOSFET SCT2080KE in parallel 
to achieve a rated 22 𝑘𝑊 capability. 
5.6.3 Coil structure parameters 
 
Fig. 5.14: Coils disposition along axis X,Y,Z. 
The disposition of the coils along axis X, Y, Z is shown in Fig. 5.14. Since the ratio between 
the input voltage and the output voltage is 1, the transmitting and receiving coils are designed 
to have to same size. Both coils are made with the same double D (DD) type pad structure. 
The dimension is 800mm in length and 600 mm in width and the gap between the two coils 
is 200 mm. The compensation DD pads prototype is shown in Fig. 5.15. 
 
Fig. 5.15: Constructed compensation DD pads. 
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In wireless EV charging applications, the door-to-door misalignment (defined as X misalignment) 
usually holds the priority in the design consideration since it is harder for the driver to adjust it. 
The variations of the self and mutual inductances as a function of the misalignment along X axis 
and due to the presence or not of the ferrite bars are presented in Fig. 5.16. One can notice that in 
correspondence to 250 mm of misalignment the mutual inductance/coupling coefficient reaches 
the minimum value, nearly to zero. In this condition, no power can be transferred from the primary 
to the secondary side.  
 
Fig. 5.16: Self and mutual inductance measurements as a function of “X” axis misalignment 
with and without ferrite. 
Moreover, when the heavy ferrite bars are removed, the mutual inductance drops to half its 
nominal value, affecting the power transfer capability. 
5.6.4 Experimental test-bench 
Fig. 5.17 shows the experimental setup. The transmitting coil is connected to the input 
inverter and buck, whereas the receiver coil is connected directly with a resistive load.  
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Fig. 5.17: Experimental test bench. 
5.7 Experimental results 
Extensive experiments have been conduct in order to validate the effectiveness of the 
proposed converter. 
In the first experiment, an electronic load working in resistive mode was adopted to test the 
soft-switching buck as a standalone DC/DC converter. 
Fig. 5.18 shows the first phase gate signal (red line), the output voltage of the second phase 
(violet line) and the inductor currents (green and blue lines) for the interleaved synchronous 
buck converter with only two active phases. In this condition the duty cycle of each phase is 
considered at 75 % and the switching frequency at 20 kHz. As one can notice by the currents 
shape, the convert realizes soft-switching inverting the current sign in order to switch off 
naturally the diode in parallel with the IGBT. 
When the load changes, the current ripple on phase inductors experiences a variation too, 
since its dependency on the output current and the fact that the inductance value remains 
constant. For this reason, the soft-switching operation cannot be achieved in every working 
condition. 
In the experiment of Fig. 5.19, a sweep of the switching frequency has been performed in two 
different load conditions, while the input/output voltage ration was fixed to 0,75. When the 
load is equal to 35 Ω, the maximum efficiency point is reached at 28 𝑘𝐻𝑧. If the load changes 
to 50 Ω, the maximum efficiency is achieved working at a higher switching frequency, i.e. 
32 𝑘𝐻𝑧. A variable frequency control can be implemented in the buck converter, taking into 
account possible variations of the output current in steady state conditions. This feature will 
be examined in depth in a future work. 
Power 
electronics 
Resistive 
load 
Seconda
ry 
coil 
Primary 
coil 
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Fig. 5.18: Two phase interleaved synchronous buck experiment. 
 
Fig. 5.19: Buck converter efficiency map as a function of the switching frequency for two load 
values. 
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A second experiment was related to the wireless power transfer considering the experimental 
setup of Fig. 5.17.  
In this test, the input voltage of the full-bridge converter was fixed by the DC/DC converter 
around 400 𝑉 and the AC resistive load was around 30 Ω.. As shown by the screen shot from 
the power meter Yokogawa WT1600 (Fig. 5.20), the power transferred to the secondary side 
was 4,87 𝑘𝑊 with an efficiency around 95 % from DC to AC. The resonance frequency has 
been tuned to 69 𝑘𝐻𝑧 in order to perform the maximum power transfer.  
Fig. 5.21 presents the inverter output voltage and current together with one inverter leg gate 
commands. Experiments at different switching frequencies has been done. When the inverter 
doesn’t work at the resonance, the power transfer efficiency decreases and the output voltage 
of the inverter experiences more oscillations during the switches. This phenomena happens 
due to the fact that no soft-switching is guaranteed in these conditions.  
 
Fig. 5.20: Power transferring main parameters: inverter input voltage and current (red box), 
secondary side AC load voltage and current (green box), efficiency (yellow box). 
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Fig. 5.21: Full-bridge output voltage and current and complementary gate signals. 
"Digital Control of Power Converter and Drives for Hybrid Traction and Wireless 
Charging" ALESSANDRO PEVERE, April 2015 
 
Department of Electrical, Management and Mechanical Engineering, University of Udine
   179 
6 CONCLUSIONS 
In the last years environmental issues and constant increase of fuel and energy cost have been 
incentivizing the development of low emission and high efficiency systems, either in traction 
field or in distributed generation systems from renewable energy sources. 
Moreover, along with the fast growing interest in EVs and PHEVs, wireless charging, as a 
new way of charging batteries, has drawn the attention of researchers, car manufacturers, and 
customers recently. 
In this work, multiple aspects about power conversion and its applications on hybrid traction 
and wireless charging has been investigated, starting from the study of the state-of-the-art and 
then moving on with some original proposals. 
In the first part of this dissertation, i.e. Chapter 2 and 3, theory and fundamental aspects of 
some power converters (DC/AC and DC/DC) has been illustrated.  
Chapter 2 has focused the attention on the basic features of the three-level neutral-point-
clamped inverter, presenting a review of the state-of-the-art of modulation strategies and 
proposing some original algorithms, i.e. discontinuous-hybrid, interleaved and adaptive 
interleaved modulations. Furthermore, an accurate model and compensation of the dead time 
for the 3L NPC inverter has been developed, including power device and output capacitance 
effects. Moreover, an analytical approach to power loss estimation based on fundamental 
equations and power device datasheets has been investigated, focusing in particular on the 
modulation type influence on switching losses.  
In Chapter 3, some non-isolated DC/DC converter topologies has been presented, in particular 
a bidirectional half-bridge converter and a three level neutral point clamped buck converter. 
In addition, a novel proposal for a multiphase three-level buck converter has been developed 
by the author. 
In the second part of the dissertation, i.e. Chapter 4 and 5, two real applications of the 
topologies, previously discussed, has been considered in the fields of hybrid traction and 
wireless charging. 
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In Chapter 4 the description, implementation and prototype development of a two stage bi-
directional converter suitable for battery charging and mild hybrid traction systems has been 
reported. 
Finally, in Chapter 5 he basics of the inductive power transfer has been illustrated and the 
design of a 22 𝑘𝑊 wireless charger for electric vehicles fast charge has been proposed. 
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7 APPENDIX 
APPENDIX 1 
Tab. 7.1 Integrals for HPWM 
𝑰𝒂𝒗𝒈 𝑇1 
𝝅
𝟔
< 𝝋 < 𝝅 −𝑫
𝝅
𝟔
 
𝑰𝟏 0 
𝑰𝟐 0 
𝑰𝟑 𝑀
4
{2 cos (φ −
π
3
) ∙ cos2(φ) + sin (φ −
π
3
) ∙ [sin(2φ) − (𝜋 − 2φ)]} 
𝑰𝟒 𝑀
4
{2 cos (φ −
2
3
π) ∙ [cos2 (
π
2
− φ) − cos2 (
5
6
π − φ)] − sin (φ −
2
3
π)
∙ [sin(π − 2φ) − sin (
5
3
π − 2φ) + 2
φ
3
]} 
𝑰𝟓 𝑀√3
4
{cos(φ) ∙ [sin (
5
3
π − 2φ) − sin (2π − D
π
3
− 2φ) + 2𝜋 − (𝐷 + 5)
𝜋
3
]
+ 2 sin(φ) ∙ [cos2 (
5
6
π − φ) − cos2 (π − D
π
6
− φ)]} 
𝑰𝟔 𝑀
4
{2 cos (φ −
2
3
π) ∙ [cos2 (π − D
π
6
− φ) − cos2 (π + D
π
6
− φ)]
− sin (φ −
2
3
π)
∙ [sin (
5
3
π − 2φ) − sin (2π − D
π
3
− 2φ) + 2𝜋 − (𝐷 + 5)
𝜋
3
]} 
𝑫
𝝅
𝟔
< 𝝋 <
𝝅
𝟔
 
𝑰𝟏 0 
𝑰𝟐 𝑀√3
4
{cos(φ) ∙ [
𝜋
3
− 2φ − sin (
π
3
− 2φ)] + 2 sin(φ) ∙ sin2 (
π
6
− φ)} 
𝑰𝟑 𝑀
4
{2 cos (φ −
π
3
) ∙ [cos2 (
π
6
− φ) − sin2(φ)] + sin (φ −
π
3
)
∙ [sin (
π
3
− 2φ) − sin(π − 2φ) −
2
3
𝜋]} 
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𝑰𝟒 𝑀
4
{2 cos (φ −
2
3
π) ∙ [cos2 (
π
2
− φ) − cos2 (
5
6
π − φ)] − sin (φ −
2
3
π)
∙ [sin(π − 2φ) − sin (
5
3
π − 2φ) + 2
φ
3
]} 
𝑰𝟓 𝑀√3
4
{cos(φ) ∙ [sin (
5
3
π − 2φ) − sin (2π − D
π
3
− 2φ) + 2𝜋 − (𝐷 + 5)
𝜋
3
]
+ 2 sin(φ) ∙ [cos2 (
5
6
π − φ) − cos2 (π − D
π
6
− φ)]} 
𝑰𝟔 𝑀
4
{2 cos (φ −
2
3
π) ∙ [cos2 (π − D
π
6
− φ) − cos2 (π + D
π
6
− φ)]
− sin (φ −
2
3
π)
∙ [sin (2𝜋 − 𝐷
π
3
− 2φ) − sin (2π + D
π
3
− 2φ) + 2𝐷
𝜋
3
]} 
𝝋 <
𝝅
𝟔
 
𝑰𝟏 𝑀
4
{2 cos (φ −
π
3
) ∙ sin2 (D
π
6
− φ) − sin (φ −
π
3
)
∙ [𝐷
π
3
− 2φ − sin (𝐷
π
3
− 2φ)]} 
𝑰𝟐 𝑀√3
4
{cos(φ) ∙ [sin (𝐷
π
3
− 2φ) − sin (
π
3
− 2φ) + (1 − 𝐷)
𝜋
3
] + 2 sin(φ)
∙ [cos2 (𝐷
π
6
− φ) − cos2 (
π
6
− φ)]} 
𝑰𝟑 𝑀
4
{2 cos (φ −
π
3
) ∙ [cos2 (
π
6
− φ) − sin2(φ)] − sin (φ −
π
3
)
∙ [sin (
π
3
− 2φ) − sin(π − 2φ) −
2
3
𝜋]} 
𝑰𝟒 𝑀
4
{2 cos (φ −
2
3
π) ∙ [cos2 (
π
2
− φ) − cos2 (
5
6
π − φ)] − sin (φ −
2
3
π)
∙ [sin(π − 2φ) − sin (
5
3
π − 2φ) + 2
φ
3
]} 
𝑰𝟓 𝑀√3
24
{cos(φ) ∙ [12 sin (𝐷
π
6
) cos (𝐷
π
6
) + 2𝜋 − (𝐷 + 5)
𝜋
3
− 3√3 + (1 − 𝐷)2𝜋]
+ sin(φ) ∙ [12 cos2 (𝐷
π
6
) − 9]} 
𝑰𝟔 𝑀
4
{2 cos (φ −
2
3
π) ∙ [cos2 (π − D
π
6
− φ) − 1] − sin (φ −
2
3
π)
∙ [sin (2𝜋 − 𝐷
π
3
− 2φ) + 2𝐷
𝜋
3
+ 2φ]} 
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𝑰𝒂𝒗𝒈 𝑇2 
𝝅
𝟔
< 𝝋 < 𝝅 −𝑫
𝝅
𝟔
 
𝑰𝟏 + 𝑰𝟐 0 
𝑰𝟑 + 𝑰𝟒
+ 𝑰𝟓 
1 + cos (𝐷
𝜋
6
+ 𝜑) 
𝑰𝟔 cos (𝐷
𝜋
6
− 𝜑) − cos (𝐷
𝜋
6
+ 𝜑)
−
𝑀
4
{2 cos (𝐷
𝜋
3
− 𝜑) ∙ [cos2 (𝐷
𝜋
6
+ 𝜑) − cos2 (𝐷
𝜋
6
− 𝜑)]
+ sin (𝐷
𝜋
3
− 𝜑)
∙ [2𝐷
𝜋
3
− sin (𝐷
𝜋
3
+ 2𝜑) − sin (𝐷
𝜋
3
− 2𝜑)]} 
𝑰𝟕 
1 − cos (𝐷
𝜋
6
) −
𝑀√3 
4
{cos(φ) ∙ [
𝐷𝜋
3
− 2φ + sin (𝐷
𝜋
3
− 2𝜑)]
+ 2 sin (φ −
π
3
) ∙ [cos2 (𝐷
𝜋
6
− 𝜑) − 1]} 
𝑫
𝝅
𝟔
< 𝝋 <
𝝅
𝟔
 
𝑰𝟏 + 𝑰𝟐 0 
𝑰𝟑 + 𝑰𝟒
+ 𝑰𝟓 
1 + cos (𝐷
𝜋
6
+ 𝜑) 
𝑰𝟔 cos (𝐷
𝜋
6
− 𝜑) − cos (𝐷
𝜋
6
+ 𝜑)
−
𝑀
4
{2 cos (𝐷
𝜋
3
− 𝜑) ∙ [cos2 (𝐷
𝜋
6
+ 𝜑) − cos2 (𝐷
𝜋
6
− 𝜑)]
+ sin (𝐷
𝜋
3
− 𝜑)
∙ [2𝐷
𝜋
3
− sin (𝐷
𝜋
3
+ 2𝜑) − sin (𝐷
𝜋
3
− 2𝜑)]} 
𝑰𝟕 0 
𝝋 <
𝝅
𝟔
 
𝑰𝟏 0 
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𝑰𝟐 cos (𝐷
𝜋
6
− 𝜑) − cos (𝐷
𝜋
6
+ 𝜑)
−
𝑀
4
{2 cos (𝐷
𝜋
3
− 𝜑) ∙ [cos2 (𝐷
𝜋
6
+ 𝜑) − cos2 (𝐷
𝜋
6
− 𝜑)]
+ sin (𝐷
𝜋
3
− 𝜑)
∙ [2𝐷
𝜋
3
− sin (𝐷
𝜋
3
+ 2𝜑) − sin (𝐷
𝜋
3
− 2𝜑)]} 
𝑰𝟑 + 𝑰𝟒
+ 𝑰𝟓 
cos (𝐷
𝜋
6
− 𝜑) + cos (𝐷
𝜋
6
+ 𝜑) 
𝑰𝟔 cos (𝐷
𝜋
6
− 𝜑) − cos (𝐷
𝜋
6
+ 𝜑)
−
𝑀
4
{2 cos (𝐷
𝜋
3
− 𝜑) ∙ [cos2 (𝐷
𝜋
6
+ 𝜑) − cos2 (𝐷
𝜋
6
− 𝜑)]
+ sin (𝐷
𝜋
3
− 𝜑)
∙ [2𝐷
𝜋
3
− sin (𝐷
𝜋
3
+ 2𝜑) − sin (𝐷
𝜋
3
− 2𝜑)]} 
𝑰𝟕 0 
 
Calculation steps 
𝑰𝑻/𝑫
𝒂𝒗𝒈
=
𝟏
𝟐𝝅
∫ 𝒅𝑻𝟏(𝜶)𝒊𝑳(𝜶)𝒅𝜶
𝟐𝝅
𝟎
= 𝑰𝑭
𝒎𝒂𝒙 ∙
𝟏
𝟐𝝅
∑𝑰𝒊
𝒏
𝒊=𝟏
 
(136) 
 
𝑻𝟏 
 
𝑰𝟏 = ∫ 𝒔𝒊𝒏(𝜶 − 𝝋)𝑴𝒄𝒐𝒔 (𝜽 +
𝟓
𝟔
𝝅)𝒅𝜶
𝑫𝝅/𝟔
𝝋
= 𝑴√𝟑∫ 𝒔𝒊𝒏(𝜶 − 𝝋) 𝒄𝒐𝒔 (𝜶 −
𝝅
𝟑
)𝒅𝜶
𝑫𝝅/𝟔
𝝋
= 𝑴√𝟑∫ 𝒔𝒊𝒏(𝜸) 𝒄𝒐𝒔 (𝜸 + 𝝋 +
𝟑
𝟐
𝝅)𝒅𝜸
𝑫𝝅/𝟔−𝝋
𝟎
 
(137) 
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𝑰𝟐 = ∫ 𝒔𝒊𝒏(𝜶 − 𝝋)𝑴√𝟑𝒄𝒐𝒔(𝜽 + 𝝅)𝒅𝜶
𝝅/𝟔
𝝋
= 𝑴√𝟑∫ 𝒔𝒊𝒏(𝜶 − 𝝋) 𝒄𝒐𝒔 (𝜶 −
𝝅
𝟑
)𝒅𝜶
𝝅/𝟔
𝝋
= 𝑴√𝟑∫ 𝒔𝒊𝒏(𝜸) 𝒄𝒐𝒔 (𝜸 + 𝝋+
𝟑
𝟐
𝝅)𝒅𝜸
𝝅/𝟔−𝝋
𝟎
 
(138) 
 
𝑰𝟑 = ∫ 𝒔𝒊𝒏(𝜶 − 𝝋)𝑴𝒄𝒐𝒔 (𝜽 −
𝝅
𝟔
)𝒅𝜶
𝝅
𝟐
𝝋
= 𝑴∫ 𝒔𝒊𝒏(𝜶 − 𝝋) 𝒄𝒐𝒔 (𝜶 −
𝝅
𝟑
)𝒅𝜶
𝝅
𝟐
𝝋
= 𝑴∫ 𝒔𝒊𝒏(𝜸) 𝒄𝒐𝒔 (𝜸 + 𝝋−
𝝅
𝟑
)𝒅𝜸
𝝅
𝟐
−𝝋
𝟎
 
(139) 
 
𝑰𝟒 = ∫ 𝒔𝒊𝒏(𝜶 − 𝝋)𝑴𝒄𝒐𝒔 (𝜽 −
𝝅
𝟔
)𝒅𝜶
𝟓/𝟔𝝅
𝝅/𝟐
= 𝑴∫ 𝒔𝒊𝒏(𝜶 − 𝝋) 𝒄𝒐𝒔 (𝜶 −
𝟐
𝟑
𝝅)𝒅𝜶
𝟓/𝟔𝝅
𝝅/𝟐
= 𝑴∫ 𝒔𝒊𝒏(𝜸) 𝒄𝒐𝒔 (𝜸 + 𝝋−
𝟐
𝟑
𝝅)𝒅𝜸
𝝅
𝟐
−𝝋
𝟎
 
(140) 
 
𝑰𝟓 = ∫ 𝒔𝒊𝒏(𝜶 − 𝝋)𝑴√𝟑𝒄𝒐𝒔(𝜽)𝒅𝜶
𝝅−𝑫𝝅/𝟔
𝟓/𝟔𝝅
= 𝑴√𝟑∫ 𝒔𝒊𝒏(𝜶 − 𝝋) 𝒄𝒐𝒔 (𝜶 −
𝟐
𝟑
𝝅)𝒅𝜶
𝝅−𝑫𝝅/𝟔
𝟓/𝟔𝝅
= 𝑴√𝟑∫ 𝒔𝒊𝒏(𝜸) 𝒄𝒐𝒔 (𝜸 + 𝝋−
𝝅
𝟐
)𝒅𝜸
𝝅−𝑫𝝅/𝟔−𝝋
𝟓/𝟔𝝅−𝝋
 
(141) 
 
𝑰𝟔 = ∫ 𝒔𝒊𝒏(𝜶 −𝝋)𝑴𝒄𝒐𝒔 (𝜽 −
𝝅
𝟔
)𝒅𝜶
𝝅+𝑫𝝅/𝟔
𝝅−𝑫𝝅/𝟔
= 𝑴√𝟑∫ 𝒔𝒊𝒏(𝜶 − 𝝋)𝒄𝒐𝒔 (𝜶 −
𝟐
𝟑
𝝅)𝒅𝜶
𝝅+𝑫𝝅/𝟔
𝝅−𝑫𝝅/𝟔
= 𝑴∫ 𝒔𝒊𝒏(𝜸) 𝒄𝒐𝒔 (𝜸 + 𝝋 −
𝝅
𝟐
)𝒅𝜸
𝝅+𝑫𝝅/𝟔−𝝋
𝝅−𝑫𝝅/𝟔
 
(142) 
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𝑻𝟐 
 
𝑰𝟏 = ∫ 𝟏 ∙ 𝒔𝒊𝒏(𝜶 − 𝝋) 𝒅𝜶
𝝅/𝟔
𝝋
= 𝟏 − 𝒄𝒐𝒔 (
𝝅
𝟔
− 𝝋) (143) 
 
𝑰𝟐 = ∫ 𝟏 ∙ 𝒔𝒊𝒏(𝜶 − 𝝋) 𝒅𝜶
𝝅/𝟔
𝑫𝝅/𝟔
= 𝟏 − 𝒄𝒐𝒔 (𝑫
𝝅
𝟔
− 𝝋) (144) 
 
𝑰𝟑 + 𝑰𝟒 + 𝑰𝟓 = ∫ 𝟏 ∙ 𝒔𝒊𝒏(𝜶 − 𝝋) 𝒅𝜶
𝝅−𝑫𝝅/𝟔
𝝋
= 𝟏 + 𝒄𝒐𝒔 (𝑫
𝝅
𝟔
− 𝝋) (145) 
 
𝑰𝟔 = ∫ [𝟏 −𝑴 |𝒄𝒐𝒔 (𝜶 −
𝟐
𝟑
𝝅)|] ∙ 𝒔𝒊𝒏(𝜶 − 𝝋)𝒅𝜶
𝝅+𝑫𝝅/𝟔
𝝅−𝑫𝝅/𝟔
= ∫ 𝒔𝒊𝒏(𝜸) 𝒅𝜸
𝝅+𝑫𝝅/𝟔−𝝋
𝝅−𝑫𝝅/𝟔−𝝋
−𝑴∫ |𝒄𝒐𝒔 (𝜸 + 𝝋−
𝟐
𝟑
𝝅)| 𝒔𝒊𝒏(𝜸)𝒅𝜸
𝝅+𝑫𝝅/𝟔−𝝋
𝝅−𝑫𝝅/𝟔−𝝋
 
(146) 
 
𝑰𝟕 = ∫ [𝟏 −𝑴√𝟑 |𝒄𝒐𝒔 (𝜶 −
𝝅
𝟐
)|] ∙ 𝒔𝒊𝒏(𝜶 − 𝝋) 𝒅𝜶
𝝅+𝑫𝝅/𝟔
𝝅+𝑫𝝅/𝟔
= ∫ 𝟏 ∙ 𝒅𝜸
𝝅+𝑫𝝅/𝟔−𝝋
𝝅−𝑫𝝅/𝟔−𝝋
−𝑴∫ |𝒄𝒐𝒔 (𝜸 + 𝝋−
𝟐
𝟑
𝝅)| 𝒔𝒊𝒏(𝜸)𝒅𝜸
𝝅+𝑫𝝅/𝟔−𝝋
𝝅−𝑫𝝅/𝟔−𝝋
 
(147) 
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Appendix 2 
Tab. 7.2 System Parameters in [Apec2013] 
Parameter Symbol Value 
Bus-DC voltage 𝑉𝐷𝐶 650 𝑉 
Semi-bus capacitance 𝐶1 = 𝐶2 1880 𝜇𝐹 
Modulation index 𝑚 1 
Modulating frequency 𝑓𝑚 50 𝐻𝑧 
Switching frequency 𝑓𝑠𝑤 8 𝑘𝐻𝑧 
Nominal power 𝑃𝑛 10 𝑘𝑊 
Power factor 𝑃𝐹 1 
Switch dead-time 𝑡𝑑𝑡 2 𝜇𝑠 
 
Tab. 7.3 Parameters of the NPC inverter, load and SPM motor. 
Parameter Symbol Value 
DC link voltage 𝑈𝑑𝑐 150 [𝑉] 
DC link capacitance 𝐶𝑖 2700 [𝜇𝐹] 
PWM modulation period 𝑇𝑠𝑤 100 [𝜇𝑠] 
Fundamental frequency 𝑓𝑓𝑢𝑛𝑑 50 [𝐻𝑧] 
Load resistance 𝑅𝑙𝑜𝑎𝑑  3 [Ω] 
Load inductance 𝐿𝑙𝑜𝑎𝑑  6 [𝑚𝐻] 
Pole pairs 𝑝𝑝 9 
Stator slots Q 27 
External stator diameter 𝐷𝑒  156 [𝑚𝑚] 
Stack length 𝐿𝑠𝑡𝑘 35 [𝑚𝑚] 
Rated torque 𝑇𝑛 10 [𝑁𝑚] 
Rated phase current |𝑖|𝑛,𝑟𝑚𝑠 25 [𝐴𝑟𝑚𝑠] 
Rated speed 𝑛𝑛 3000 [𝑟𝑝𝑚] 
Rated frequency 𝑓𝑛 450 [𝐻𝑧] 
Rated phase voltage 𝑈𝑛 60 [𝑉𝑟𝑚𝑠] 
Stator resistance 𝑅𝑠 75 [𝑚Ω] 
Phase inductance 𝐿𝑠 0.23 [𝑚𝐻] 
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Tab. 7.4 Parameters of the two-phase three-level Buck Converter. 
Parameter Symbol Value 
DC link voltage 𝑈𝑑𝑐 700 [𝑉] 
DC link capacitance 𝐶1 = 𝐶2 120 [𝜇𝐹] 
Phase inductance 𝐿1 = 𝐿2 = 𝐿3 = 𝐿4 400 [𝜇𝐻] 
Inductor resistance 𝑅𝐿 40 [𝑚Ω] 
Output capacitance 𝐶𝑜 60 [𝜇𝐹] 
Switching frequency 𝑓𝑠𝑤 10 [𝑘𝐻𝑧] 
Tab. 7.5 Parameters of the wireless charger. 
Primary coil inductance 𝑳𝒑 𝟑𝟗𝟎 𝝁𝑯 
Secondary coil 
inductance 
𝑳𝒔 𝟑𝟕𝟎 𝝁𝑯 
Mutual inductance 𝑴 𝟏𝟏𝟐 𝝁𝑯 
Resonance frequency 𝝎𝟎 𝟔𝟗 𝒌𝑯𝒛 
Primary capacitance 𝑪𝒑 𝟏𝟒 𝒏𝑭 
Secondary capacitance 𝑪𝒔 𝟏𝟓, 𝟏 𝒏𝑭 
Load resistance 𝑹 𝟑𝟎, 𝟓 𝛀 
Tab. 7.6 Interleaved half-bridge parameters for each phase. 
 
 
 
 
 
 
Tab. 7.7 Active NPC inverter parameters. 
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Tab. 7.8 Electric machine parameters. 
 
Tab. 7.9 Switch device parameters at 𝟏𝟎𝟎°𝑪. 
 
 
 
Tab. 7.10 ICE model notations list. 
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